Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Received-SPF: Pass (protection.outlook.com: domain of arm.com designates
 63.35.35.123 as permitted sender) receiver=protection.outlook.com;
 client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com;
Authentication-Results-Original: lists.freedesktop.org; dkim=none (message not
 signed) header.d=none;lists.freedesktop.org; dmarc=none action=none
 header.from=arm.com;
From:   Matteo Franchin <matteo.franchin@arm.com>
To:     dri-devel@lists.freedesktop.org
Cc:     maarten.lankhorst@linux.intel.com, mripard@kernel.org,
        tzimmermann@suse.de, airlied@linux.ie, daniel@ffwll.ch,
        brian.starkey@arm.com, liviu.dudau@arm.com,
        linux-kernel@vger.kernel.org, nd@arm.com,
        Matteo Franchin <matteo.franchin@arm.com>
Subject: [PATCH v2] drm/fourcc: Add AXBXGXRX106106106106 format
Date:   Thu,  8 Oct 2020 15:33:50 +0100
Message-Id: <20201008143350.5306-1-matteo.franchin@arm.com>
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from lagrange.cambridge.arm.com (217.140.106.53) by LNXP265CA0030.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:5c::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3455.21 via Frontend Transport; Thu, 8 Oct 2020 14:34:53 +0000
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 7376cc00-e5eb-4f12-e6c4-08d86b975e6d
X-MS-TrafficTypeDiagnostic: AM5PR0802MB2388:|AM0PR08MB4228:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <AM0PR08MB4228B4165D93C4A248FF5A00F40B0@AM0PR08MB4228.eurprd08.prod.outlook.com>
x-checkrecipientrouted: true
NoDisclaimer: true
X-MS-Oob-TLC-OOBClassifiers: OLM:222;OLM:222;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam-Untrusted: BCL:0;
X-Microsoft-Antispam-Message-Info-Original: cwBEKjxpyS3kOntNX+eO9LUc2fpQ/KA+uDyH43BBPa3ZNB65FCeJd4ld6UDTgjn1cKMIkpDgasooetUXILsS5vnrO5NxNQxKY9W49Sg1/Hsw2UJs01zG/y2p1DwPtJs3bxEJHnnvAGTs8cmlUweVBC0okwoYYGwDpoQDjqogAarcJVK10suyzvI5zBquTpH2gmikcs2HWlen78KIaRALMpsFuq3fJLt0/5I4GqsJ0ZKtjqpkLlQK8Fp+wNNVptbP6jdf67BE2Uj7ZRM93hqhSufe0sJtwDVkVXvcjp9ZBK1xZHRtRyxIBa6mE0vjMnasIKZ5nDfrLYvh0GLOZHY6+A==
X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM6PR08MB3653.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(396003)(39860400002)(366004)(376002)(346002)(136003)(8936002)(6486002)(36756003)(66946007)(66476007)(66556008)(478600001)(2906002)(44832011)(16526019)(956004)(2616005)(186003)(52116002)(316002)(86362001)(1076003)(26005)(6916009)(5660300002)(4326008)(8676002)(7696005);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData: 2Pf6xGyYP96RztuSEYr8drh1SJI8w8eOplaqFSSFZqxKCccpJ1Yelsom9U9n7ZJCZjv0TuD947GqEEmAE5bTfzpwL42KsObD8EZaO1rOAgqWqslmtWV6fv7kkqPJexIbJuptWUv9XbHZsdS6/ei/CAJYJsHybWsz6b+fBeJ3EyFvE3Z96PoL6diZf95MzmImCsn/gh3+EAZh55T0xtVmcUXkFujiu3+odIYrnSV02hPH9CDCxE2U+2sZRSFgesvsof1w8XDlFl/lAMbF/AFjUgfzHWaFB687HmDlrgf0/khOj1Bq6RY5vwAt1aZbPIG5RJdnJes0wjgPW3YM/S4moiXKN+WDQP1S+5zDCgkQbT7rWkXTMyWgMON0uPkhzpUT7qL1sDlMozv0xRw+OR+Pkbn/yWxI0wu37IQp5dob2X7uuFQpm2f1C5O57xwVSUxA9leceD7lfwPK78dHzALvwjlQkVaRk2S1Iroql6lFpI+Z6y63/EmgRv8pP1P9Yb9d2NJZEH9RTOhb/NiZbjBXPiSVyqehECy8nWXfNkuvrxgcMo6CSeoJ7dSzZhJK19pNA95yonln98cz3IMuw+MazIksfkOJMrOpwuWb2pkSfHf9sLM9iC4yYT+E4Smj2SzUQIzMTbCY74K9B0l4NF0d9w==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM5PR0802MB2388
Original-Authentication-Results: lists.freedesktop.org; dkim=none (message not signed)
 header.d=none;lists.freedesktop.org; dmarc=none action=none
 header.from=arm.com;
X-EOPAttributedMessage: 0
X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM5EUR03FT017.eop-EUR03.prod.protection.outlook.com
X-MS-Office365-Filtering-Correlation-Id-Prvs: 9b2d1f9a-a96f-4c4c-d277-08d86b975204
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: Vf2hr468fqnCHheueNDZ1RE+r6Sx4PmRNKgDlN5hsDzyX7eqodg+wwAsPKT7BvIjL71HlPLzLJakjz7gJCNZke4euOV/yxDR0OyNk5NDo8UPMgiTdi1qeeufSYiwEp3Bf1PgzbPrqu0FA5j2RmY2wlMA4qYH2SahCZKEmxp+suha6NJbGrIMINWs7qBURuDpjR7quGiFy6AapJ+levu4ADd/SQuUyH0GqXNDvmFLWyqnFOdDGKXf63L3+ku+Uc+Ufcxgc79rUacUYh2uWjKCk3XNaSX3HEZ8ptVZGabXkHMBj4GfonLcqzVFBU+Z5Lri9sk/MXmUoGHeLIOH98qEEteDZBae5F0A30Kyj+VQOQ9fToA+uPvPFi+RfA9wkyoB+p8v5pH5fhPA480dboiGGQ==
X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(4636009)(39860400002)(136003)(346002)(396003)(376002)(46966005)(82310400003)(16526019)(86362001)(956004)(2616005)(81166007)(356005)(34206002)(7696005)(44832011)(336012)(186003)(26005)(4326008)(6486002)(70206006)(5660300002)(82740400003)(316002)(70586007)(36906005)(36756003)(8936002)(478600001)(8676002)(1076003)(47076004)(2906002);DIR:OUT;SFP:1101;
X-OriginatorOrg: arm.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Oct 2020 14:35:14.0700
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 7376cc00-e5eb-4f12-e6c4-08d86b975e6d
X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com]
X-MS-Exchange-CrossTenant-AuthSource: AM5EUR03FT017.eop-EUR03.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR08MB4228
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add ABGR format with 10-bit components packed in 64-bit per pixel.
This format can be used to handle
VK_FORMAT_R10X6G10X6B10X6A10X6_UNORM_4PACK16 on little-endian
architectures.

Signed-off-by: Matteo Franchin <matteo.franchin@arm.com>
---
 drivers/gpu/drm/drm_fourcc.c  | 1 +
 include/uapi/drm/drm_fourcc.h | 6 ++++++
 2 files changed, 7 insertions(+)

diff --git a/drivers/gpu/drm/drm_fourcc.c b/drivers/gpu/drm/drm_fourcc.c
index 722c7ebe4e88..03262472059c 100644
--- a/drivers/gpu/drm/drm_fourcc.c
+++ b/drivers/gpu/drm/drm_fourcc.c
@@ -202,6 +202,7 @@ const struct drm_format_info *__drm_format_info(u32 format)
 		{ .format = DRM_FORMAT_XBGR16161616F,	.depth = 0,  .num_planes = 1, .cpp = { 8, 0, 0 }, .hsub = 1, .vsub = 1 },
 		{ .format = DRM_FORMAT_ARGB16161616F,	.depth = 0,  .num_planes = 1, .cpp = { 8, 0, 0 }, .hsub = 1, .vsub = 1, .has_alpha = true },
 		{ .format = DRM_FORMAT_ABGR16161616F,	.depth = 0,  .num_planes = 1, .cpp = { 8, 0, 0 }, .hsub = 1, .vsub = 1, .has_alpha = true },
+		{ .format = DRM_FORMAT_AXBXGXRX106106106106, .depth = 0, .num_planes = 1, .cpp = { 8, 0, 0 }, .hsub = 1, .vsub = 1, .has_alpha = true },
 		{ .format = DRM_FORMAT_RGB888_A8,	.depth = 32, .num_planes = 2, .cpp = { 3, 1, 0 }, .hsub = 1, .vsub = 1, .has_alpha = true },
 		{ .format = DRM_FORMAT_BGR888_A8,	.depth = 32, .num_planes = 2, .cpp = { 3, 1, 0 }, .hsub = 1, .vsub = 1, .has_alpha = true },
 		{ .format = DRM_FORMAT_XRGB8888_A8,	.depth = 32, .num_planes = 2, .cpp = { 4, 1, 0 }, .hsub = 1, .vsub = 1, .has_alpha = true },
diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h
index 82f327801267..9374d9558493 100644
--- a/include/uapi/drm/drm_fourcc.h
+++ b/include/uapi/drm/drm_fourcc.h
@@ -155,6 +155,12 @@ extern "C" {
 #define DRM_FORMAT_ARGB16161616F fourcc_code('A', 'R', '4', 'H') /* [63:0] A:R:G:B 16:16:16:16 little endian */
 #define DRM_FORMAT_ABGR16161616F fourcc_code('A', 'B', '4', 'H') /* [63:0] A:B:G:R 16:16:16:16 little endian */
 
+/*
+ * RGBA format with 10-bit components packed in 64-bit per pixel, with 6 bits
+ * of unused padding per component:
+ */
+#define DRM_FORMAT_AXBXGXRX106106106106 fourcc_code('A', 'B', '1', '0') /* [63:0] A:x:B:x:G:x:R:x 10:6:10:6:10:6:10:6 little endian */
+
 /* packed YCbCr */
 #define DRM_FORMAT_YUYV		fourcc_code('Y', 'U', 'Y', 'V') /* [31:0] Cr0:Y1:Cb0:Y0 8:8:8:8 little endian */
 #define DRM_FORMAT_YVYU		fourcc_code('Y', 'V', 'Y', 'U') /* [31:0] Cb0:Y1:Cr0:Y0 8:8:8:8 little endian */
-- 
2.17.1