Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp1935295pxu; Fri, 9 Oct 2020 03:49:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzMr6lVjDwgB8jr07rYepKxRr7Xm7Wt4YumFC0SDUQfwvGTVoMMH3uuE9FVf8X9+hILpDRE X-Received: by 2002:a17:906:16c6:: with SMTP id t6mr13123759ejd.453.1602240576315; Fri, 09 Oct 2020 03:49:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602240576; cv=none; d=google.com; s=arc-20160816; b=RkiPReQg+GnBeK4tLwH9kZu36HBoE6zsjkbBJsynmc27Z4bTaTmtl7GDddc1Yk6soS BwCENdULX1hBD4BuuB1ZJVZG8pyLnGZsRMKIrGghHYxJQMuocLWkooMYEiy/FPgOKJ6m rDuc+2eWXZmtrGggFGL8ejouESY5hfJLOhhsdt4BltYJLRLIRIKHfzaZYcYIEGO25tJf BPcgPCOWrWVst+7esghp+qemCdS6XgBorgAXi8kCxdu+8/+UMzX0YVJ9Z4u5VcXuC0j5 +NcDDmeHxgty7YgIIaeJalKZ9prp6GnWyCQ1MXWftoIGXYr3oHgXiJp7wx4baWlmJ8TE qNIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=rxQjvUzR3R6W8Seb80hVJOct0vWGawqlG/V8zyQC2sg=; b=ApRNKXWmYlGQoD0HvEHXEnwAlLDe7V3/E/7XG46HdFKbjhSO8EO2Kj8jIxFYFYZokL XNPtOY5GK4h4u/2D4d7oXhWyMgSXxustdG3pTyQWMFT5dR8Txt7N5Ze8bZ+9HOJh1qgS PrBnRX8Jd/5N+aut71MnN+Lf1htZ9pacVwsRATz/+lBihR0wc8DF2bN2LlQ26PMf6x5S /jSY+KI8QmZmMThFs/4UUnKdZv8oyqDd3iESNIvRucKfCK2eC+/gcwkQ1gc7eTsSiPm1 QIGOsswS1F4qtX2GdMrRe3xPs9UZHsDjEa5N+uUX+TEOJbqk2kXcqFFQTcJNTKqBgidw OqpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id mm29si5772531ejb.41.2020.10.09.03.49.13; Fri, 09 Oct 2020 03:49:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732269AbgJIHw0 (ORCPT + 99 others); Fri, 9 Oct 2020 03:52:26 -0400 Received: from inva021.nxp.com ([92.121.34.21]:42370 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729278AbgJIHw0 (ORCPT ); Fri, 9 Oct 2020 03:52:26 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id C05A120050A; Fri, 9 Oct 2020 09:52:24 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 910D320094D; Fri, 9 Oct 2020 09:52:17 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 7435D402CA; Fri, 9 Oct 2020 09:52:08 +0200 (CEST) From: Anson Huang To: robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, krzk@kernel.org, aford173@gmail.com, daniel.baluta@nxp.com, shengjiu.wang@nxp.com, peter.chen@nxp.com, alifer.wsdm@gmail.com, abel.vesa@nxp.com, yibin.gong@nxp.com, jun.li@nxp.com, l.stach@pengutronix.de, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH 1/3] arm64: dts: imx8mm: Correct WDOG_B pin configuration Date: Fri, 9 Oct 2020 15:47:45 +0800 Message-Id: <1602229667-13165-1-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Different revision of i.MX8MM EVK boards may have different external pull up registor design, some are enabled while some are NOT, to make sure the WDOG_B pin works properly, better to enable internal pull up resistor. Since enabling internal pull up resistor is NOT harmful and having benefit of flexibility on different board design, just enable it for all i.MX8MM boards. Signed-off-by: Anson Huang --- arch/arm64/boot/dts/freescale/imx8mm-beacon-som.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-var-som.dtsi | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-beacon-som.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-beacon-som.dtsi index 6de86a4..a941301 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-beacon-som.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-beacon-som.dtsi @@ -398,7 +398,7 @@ pinctrl_wdog: wdoggrp { fsl,pins = < - MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 + MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x166 >; }; diff --git a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi index f305a53..469d570 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi @@ -468,7 +468,7 @@ pinctrl_wdog: wdoggrp { fsl,pins = < - MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 + MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x166 >; }; }; diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-som.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-var-som.dtsi index 4107fe9..38e879d 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-var-som.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-som.dtsi @@ -555,7 +555,7 @@ pinctrl_wdog: wdoggrp { fsl,pins = < - MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 + MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x166 >; }; }; -- 2.7.4