Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp1935330pxu; Fri, 9 Oct 2020 03:49:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwekHaymW5+eG4z4zUJrxpbXl7pFqpRbbQ4S1EL1YBrcwcKkrR7zCBI8pllq3hNKXqZDG95 X-Received: by 2002:a17:906:1f08:: with SMTP id w8mr13328786ejj.181.1602240580159; Fri, 09 Oct 2020 03:49:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602240580; cv=none; d=google.com; s=arc-20160816; b=vMv+oOU9OkFTrNGkxCJVEVXOHFMzd9pMEbi6h52ZQnJE+ZdN9nYajNowwEdMCPq6X2 fpftV88/rYN/WMXmQ5wE7osRlxU4HydR8sS3zyXgUORrcj0FdDUR4/iE/r15JhYe42fv xtg7W1VFkVYOtfftw2V7XDZ0t1wyUD2Zaewxv+3jbeOs9HgM8ltQ8EHA5+MPKOcpV/ES OBfaKbH8uD3QnSw/jszd8CsxKRaCCA67YObmYdCKcoKD6xBBmM26cRIaVUQPzEWe077t UazoJjJK9FpW0qaUxVOeHQfsYTnc02uMF2uFIl+Q1DP9P7PZSkCFC+36F5FJdR+Pe02S wYvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=wjrIEyioW/o/FYfs3pXs4Pu+l0/nRK6NG7kPQPF0eIw=; b=zM82kHMa3xJrVWZoaBs8aMvJh0q9zVQh3vVS2/FiyyuwNWSMPM4uWaCVVlGrVqQNX7 LehzT9IkFbIXsNypvw8XP0G2FKPcW7UqXyvSqOAF4Z1sz/+8ESvH6vwJH1TxJ9ZDfOYL 6EXbZR6CxWSjsdNySOQSANfBq4UMp95Fx4iWno4M5uDFRvbvGasdqkDIEgcRC3AFBjH/ dzLMWWm4flb7XMMNy4cB4VUqdqaDUf7FwH9pRJP1YFcVeb4IfDFf7UHDa5T47t5Rpy34 WjVQWeHNHS96WvtZwnJ2BC/7fWTo63M9qN36C29Hyh1sQJQuhM4G7GtEIH0Qm75IPVA1 yEig== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f6si5803784edy.198.2020.10.09.03.49.17; Fri, 09 Oct 2020 03:49:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732364AbgJIHwd (ORCPT + 99 others); Fri, 9 Oct 2020 03:52:33 -0400 Received: from inva020.nxp.com ([92.121.34.13]:40260 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732325AbgJIHwa (ORCPT ); Fri, 9 Oct 2020 03:52:30 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 38BFC1A0BDD; Fri, 9 Oct 2020 09:52:28 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id F35941A0BD7; Fri, 9 Oct 2020 09:52:20 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 233FC40309; Fri, 9 Oct 2020 09:52:10 +0200 (CEST) From: Anson Huang To: robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, krzk@kernel.org, aford173@gmail.com, daniel.baluta@nxp.com, shengjiu.wang@nxp.com, peter.chen@nxp.com, alifer.wsdm@gmail.com, abel.vesa@nxp.com, yibin.gong@nxp.com, jun.li@nxp.com, l.stach@pengutronix.de, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH 2/3] arm64: dts: imx8mn: Correct WDOG_B pin configuration Date: Fri, 9 Oct 2020 15:47:46 +0800 Message-Id: <1602229667-13165-2-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1602229667-13165-1-git-send-email-Anson.Huang@nxp.com> References: <1602229667-13165-1-git-send-email-Anson.Huang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Different revision of i.MX8MN EVK boards may have different external pull up registor design, some are enabled while some are NOT, to make sure the WDOG_B pin works properly, better to enable internal pull up resistor. Since enabling internal pull up resistor is NOT harmful and having benefit of flexibility on different board design, just enable it for all i.MX8MN boards. Signed-off-by: Anson Huang --- arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mn-var-som.dtsi | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi index 4aa0dbd..fda8905 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi @@ -340,7 +340,7 @@ pinctrl_wdog: wdoggrp { fsl,pins = < - MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 + MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x166 >; }; }; diff --git a/arch/arm64/boot/dts/freescale/imx8mn-var-som.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-var-som.dtsi index a2d0190..dde01da 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn-var-som.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn-var-som.dtsi @@ -545,7 +545,7 @@ pinctrl_wdog: wdoggrp { fsl,pins = < - MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 + MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x166 >; }; }; -- 2.7.4