Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp3010005pxu; Sat, 10 Oct 2020 15:58:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxtCZfz1/+Z7abGvXijn4zltI62AIBMCzLm8ZEBo4VyZo8AHCubF+JExzdLLYrsTu+c8yDZ X-Received: by 2002:a05:6402:2cf:: with SMTP id b15mr6429047edx.332.1602370712497; Sat, 10 Oct 2020 15:58:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602370712; cv=none; d=google.com; s=arc-20160816; b=pR0VxB2tKCPWKrSnoVfgDxk+0ESjnWWrcb4UuBU/2FrhBFngjhE5BGtClnllNYjbcF tUPWRBsYgIHGU4NZJFSrwXprtJwRZOmxNbGI2gWs5tRo0GXDLJ5JyJzysenWhNynUS9o 5qR202KllhkfR+d6l8sc/ad/VwB+m5inzXwoc/ST9//t8qMmv0eBNQZ8F7X/1REt0OPR ifBhB1AaAJ1srmEWFrLl1UHaokRuoKi6+Pbd3glKOGma2nz+cv3ZQyll7JJYergHOBVZ 5OA+LdN30uuHgRPG4FL2I9iHofRzE+VMGtvDo1wFRLofgto/8Jq18ZjD8regsFuWEJ94 rBpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=tQ6mMOr9+/yctk/taXHPyz0YQIW88UOQkVXQTdlXbuI=; b=H8uNv7kWoKi+WqQpogK7NvzgDA/90hAGpSmpb8hyXaMT3ybM19X5V6jowbxdBhCau4 Opxw5yH3LotzVWhwvZ0Nt2NS3cfj8/iXTCRdyuKyZQ6tO4Iq4vXsCJ1sQEabDYZrGOn9 gK750HXKKiOkOQdGJa+iIheF2EQoQEFYRo9Ez051qCRjTUx1JCR6xuuWnKj78UkJ73zz NfQXWfM/TDo0CvVdn2pGlNcInDVeDc1wQses+0GBFudGfLaLNzdkFtkZ4RgyVoy1Rl7p J3tURLITY5y3oEsq66Xl5D0KSUbNKY8nEMZZlU5yrk5gIAPA87Xlegf36mYC2ObulHCP EuCg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k23si11433858ejk.246.2020.10.10.15.58.09; Sat, 10 Oct 2020 15:58:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730529AbgJJFcb (ORCPT + 99 others); Sat, 10 Oct 2020 01:32:31 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:52496 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726471AbgJJFcN (ORCPT ); Sat, 10 Oct 2020 01:32:13 -0400 Received: from ironmsg07-lv.qualcomm.com (HELO ironmsg07-lv.qulacomm.com) ([10.47.202.151]) by alexa-out.qualcomm.com with ESMTP; 09 Oct 2020 22:32:07 -0700 X-QCInternal: smtphost Received: from ironmsg02-blr.qualcomm.com ([10.86.208.131]) by ironmsg07-lv.qulacomm.com with ESMTP/TLS/AES256-SHA; 09 Oct 2020 22:32:05 -0700 X-QCInternal: smtphost Received: from mdalam-linux.qualcomm.com ([10.201.2.71]) by ironmsg02-blr.qualcomm.com with ESMTP; 10 Oct 2020 11:01:44 +0530 Received: by mdalam-linux.qualcomm.com (Postfix, from userid 466583) id CCD51219FF; Sat, 10 Oct 2020 11:01:42 +0530 (IST) From: Md Sadre Alam To: agross@kernel.org, bjorn.andersson@linaro.org, miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, robh+dt@kernel.org, linux-arm-msm@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: mdalam@codeaurora.org, sricharan@codeaurora.org Subject: [PATCH 1/5] dt-bindings: qcom_nandc: IPQ5018 QPIC NAND documentation Date: Sat, 10 Oct 2020 11:01:38 +0530 Message-Id: <1602307902-16761-2-git-send-email-mdalam@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1602307902-16761-1-git-send-email-mdalam@codeaurora.org> References: <1602307902-16761-1-git-send-email-mdalam@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Qualcom IPQ5018 SoC uses QPIC NAND controller version 2.1.1 which uses BAM DMA Engine and QSPI serial nand interface. Signed-off-by: Md Sadre Alam --- Documentation/devicetree/bindings/mtd/qcom_nandc.txt | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/mtd/qcom_nandc.txt b/Documentation/devicetree/bindings/mtd/qcom_nandc.txt index 5c2fba4..0bfa316 100644 --- a/Documentation/devicetree/bindings/mtd/qcom_nandc.txt +++ b/Documentation/devicetree/bindings/mtd/qcom_nandc.txt @@ -8,6 +8,9 @@ Required properties: IPQ4019 SoC and it uses BAM DMA * "qcom,ipq8074-nand" - for QPIC NAND controller v1.5.0 being used in IPQ8074 SoC and it uses BAM DMA + * "qcom,ipq5018-nand" - for QPIC NAND controller v2.1.1 being used in + IPQ5018 SoC and it uses BAM DMA and QSPI serial + nand interface. - reg: MMIO address range - clocks: must contain core clock and always on clock -- 2.7.4