Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp301097pxu; Wed, 14 Oct 2020 01:26:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzwh6kmXhH6Iz8oPSLN1EwT1nCGAeuLtgfkN1VnUIIjRPr/eSP0+DFFaH/qg7spgUBFKamC X-Received: by 2002:a17:906:fb0d:: with SMTP id lz13mr3990161ejb.227.1602663988017; Wed, 14 Oct 2020 01:26:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602663988; cv=none; d=google.com; s=arc-20160816; b=FSb20dGlCSVh6dlNBPvxj9UdcBb2K8LnVNovbSQLDhKUuxnb+hgDSsu/dJHEKJP9tC /EBLKQ8CEvA+Kknbj1Yb/uhJR9f6yLUDFu7hGnZSKruRC3wrveWV8O00UK+V0Il94W/i hcPGUPbGz9tXhb2nUAuV+RYizcoZUTsESfnePSRAOrSjquevZmGNOIkbtSDl6N39VWrx LXeEmF1bsbekgiAUQTLq3PBVWjoNc6Zj21flGkxlbgtCuQSz0eNfo1PHJSxNW1SyGh/i EHRwZojZkgYc1qncUjtG4W1/oqdexNDcouknZWzL9v0t44RGAw1UkWilJTezHlmGaklh q8OQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=ZPJkj9lTy0tmAKdms0g6Ssia336rRRZiQeYms/qcGPk=; b=j9BDCu2QcV4jj7LkW8rFkNE7Wkg/+IDKAuDVlmYuDtX2+zI9pvJ6N3eHVahf8xzFFZ gXkrlxbzQtyjLqsitn85nKFuWnCvTBlofTfDzbCB4M+bpX5H5awWNpBoGG00rV8QTFWX j2LOBQmUq5FHwUoo2YuqKvxW5MEY/X02SubuDOuX90k8fJfYPElI9u6Ut9uF9LsjfOMb pTHmXGQJ8q5gr2tS3gOdwZUXD1pUGKThftV31GeOf7YVNuH9hjhNlrg80FpufFvNFSoO o7FEH2ju34mUVIPRYoF+I3eF8IrGz2br2FP+0tMnuNjFn44KCHZgK0RYt9t6s7GN7qhs wHyA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=RkDzxZvp; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bs17si1744257edb.391.2020.10.14.01.26.05; Wed, 14 Oct 2020 01:26:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=RkDzxZvp; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727416AbgJNC0w (ORCPT + 99 others); Tue, 13 Oct 2020 22:26:52 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:1698 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726120AbgJNC0w (ORCPT ); Tue, 13 Oct 2020 22:26:52 -0400 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Tue, 13 Oct 2020 19:25:52 -0700 Received: from [10.19.100.177] (10.124.1.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 14 Oct 2020 02:26:46 +0000 Subject: Re: [PATCH v3 00/15] Tegra XHCI controller ELPG support To: Thierry Reding CC: , , , , , , , , References: <20200909081041.3190157-1-jckuo@nvidia.com> <20200928125438.GC3065790@ulmo> X-Nvconfidentiality: public From: JC Kuo Message-ID: Date: Wed, 14 Oct 2020 10:26:44 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20200928125438.GC3065790@ulmo> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To HQMAIL107.nvidia.com (172.20.187.13) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1602642352; bh=ZPJkj9lTy0tmAKdms0g6Ssia336rRRZiQeYms/qcGPk=; h=Subject:To:CC:References:X-Nvconfidentiality:From:Message-ID:Date: User-Agent:MIME-Version:In-Reply-To:Content-Type:Content-Language: Content-Transfer-Encoding:X-Originating-IP:X-ClientProxiedBy; b=RkDzxZvpllNv9fRWF18Q6EAW8AK/b3WLu3AU9iKxKvmM7kiqD6BABNUjD21mazF+h t6We8y6ct4dqExW56mAO8q10kZmPUHG1kjhS2dIqEVSkOEFyDM/SFcI8FGuwM0rpwY WVDHhQLN1rAEB3RnFtiT6V9A05pee47WQaCDIajpof+mrsLy/2Vq4RVKUqLlIZ9S7X jz/aO9FLktahJF0S3T9o3TI9aifhBL3GBY2t3PZlr5sw7f8W/q1nsYhrFVf/EHI+NX whkbSa0HEzcUP1I1k7hVHdaQc0uQBG0Z0j72IQ2n+F33GJLvlUWviLB8OEcSdyInPs Cy1eJiTB5dLbg== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Yes, it's safe to apply "clk: tegra: Don't enable PLLE HW sequencer at init" before the others have applied. Disabling PLLE hardware power sequencer will not cause any functionality problem to XUSB/PCIE/SATA. The only thing changed is PLLE won't be powered off by hardware when all clients are in low power state, i.e., software has to explicitly power off PLLE. Thanks for review. JC On 9/28/20 8:54 PM, Thierry Reding wrote: > On Wed, Sep 09, 2020 at 04:10:26PM +0800, JC Kuo wrote: >> Tegra XHCI controler can be placed in ELPG (Engine Level PowerGated) >> state for power saving when all of the connected USB devices are in >> suspended state. This patch series includes clk, phy and pmc changes >> that are required for properly place controller in ELPG and bring >> controller out of ELPG. >> >> JC Kuo (15): >> clk: tegra: Add PLLE HW power sequencer control >> clk: tegra: Don't enable PLLE HW sequencer at init > > Is it safe to apply this second patch before the others have applied? > Since we now need to explicitly enable the HW sequencer, it won't be > enabled before the corresponding patch does that. So applying patch 2 > before the others sounds like it would break existing users of the HW > sequencer. > > Thierry >