Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp771717pxu; Wed, 14 Oct 2020 13:19:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyy9oY6oUa22TNRlRK4ayucAHUeGRQmvMMDqcTKKCinIdL7NwouFg228fHn87uHiHC20Ovr X-Received: by 2002:a50:b023:: with SMTP id i32mr692685edd.357.1602706789678; Wed, 14 Oct 2020 13:19:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602706789; cv=none; d=google.com; s=arc-20160816; b=BBeT4zYyehi5rzvd2luflwVmvFgsx4biOsxy3YvTquHEuzB6026LAspAkozXfMCUR4 1+F05rIKp/TTAHlw/yHs/YIa9UAIHyPacTOMIMo165myttvpZgjyBrGgJNx7e/zYAanq Q/0wUII5ZD4AskIlmXvbIjEHJi3y5dtG90tGVKPvKJEv4r0KI1RYc46rFlPepReqVx3i xbel33VoCrhwnadb+pzEHL0nS8cpLe9ceK4oZMtOas7LsOLJ2BYODqzgKkiMwSiaRb2a MI8zvcT2DgLFGxXCVCgil9DIFLrp/MlMZcYgB/8Y0zO/qIn5I3xniTxAOyZo0ZIXIccJ twsA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:dkim-signature; bh=GjCDDqk77+mli8CLDwRrDA4tNJkUP20St/h7pwd4rCI=; b=O0I+MccOfOYIrJiekPq3/eNnZW0613BJcnrii7dtdBsoWHKdbo4ifWQg9vY3dQMFpx Za4+aTlo3RhOxei2NzRRSOM1/ghgXGh8S/2EM8lv1aS+3/ZHE4wa/qiSjxYgSbO1mV1n Ogi9RI//jj651JaZTdMen8xWXg5tTQNpKT9+AajPFBTpxB6gONjDaBbPvwsV+biG+YQ+ Kfgh7qKNNTfoiL0vVNwcOLlPwxuBDqR5FQOzuORXe4zT6DXyFDhCy6dxfusaCRuw8hEW N3LPFH/3zAXhxq5WL0LSUutAowo2bkW7i5HyacW7OdRv2z13wKboFQEyPDuf6A3h7xaU 33Fw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=OfYU6MkC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a1si506036edk.298.2020.10.14.13.19.11; Wed, 14 Oct 2020 13:19:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=OfYU6MkC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725985AbgJNKHR (ORCPT + 99 others); Wed, 14 Oct 2020 06:07:17 -0400 Received: from esa4.microchip.iphmx.com ([68.232.154.123]:45000 "EHLO esa4.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726435AbgJNKHR (ORCPT ); Wed, 14 Oct 2020 06:07:17 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1602670037; x=1634206037; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=VGTfgckfg8TV8Weu5D11OdbauQdotcdSuN4L8L+qkB0=; b=OfYU6MkCNm3OwA1v27lto/el6/hD2dt5MkFy5qh7MftEqW64qA/vdVxN ZvLM6DF14QnJOHMJxMKTZMQ/Ce8wzYsptjcWEWatAb+vKiXPygi/+Igb2 fVoxBftvF67lmTrRJMxTrsP7gmRqdElaBMN8IvWByik1eY21BUxmfp1wN W07xuMkn4dTTWtYBCvFuaOXCA11CcHf+p4zZaLt23DvB0Z+v63Ows9KCb x5Y/+BkjP+GNQtN+rnJ2XTyGoHpJjttCoJHz+0DZcmPedUoyUJJkssvK9 msOriVc0dW0sB0G0lHeHT3n/uGXfLlRZ5ezwH9LV2oYYezEcPWeMWoIwa A==; IronPort-SDR: QjCZYNQytIYC1K1BsKSqIhu1hl2rSKz2Fle8Y0Z30kuVodANbWY4wank1ksfbx5ewDB+pRakOY WlMEzRRyuVNl6CKdTYh7mpSkUqzmx3//Tw7w5qi/v7bib9hV8MlQ2qCcZ7SQYZEJVWQKh5jzpH suS82iNU+SIhurwyrColLB0uZla6gV2krJHyGlj0yRtymxPtq+Z6qEwd2d55LtjSIduMMWb6QY WTkxkGh9Rwo1Kvn6AnSniLTnz2BDZikQuVR2qAkeJ0dsitib7eAagVRR+qBuVehPrBspji0h86 lNg= X-IronPort-AV: E=Sophos;i="5.77,374,1596524400"; d="scan'208";a="90132102" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 14 Oct 2020 03:07:16 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Wed, 14 Oct 2020 03:07:15 -0700 Received: from soft-dev10.microsemi.net (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Wed, 14 Oct 2020 03:07:14 -0700 From: Lars Povlsen To: Linus Walleij CC: Lars Povlsen , Microchip Linux Driver Support , , , , , Alexandre Belloni Subject: [PATCH v6 0/3] Adding support for Microchip/Microsemi serial GPIO controller Date: Wed, 14 Oct 2020 12:07:04 +0200 Message-ID: <20201014100707.2728637-1-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The series add support for the serial GPIO controller used by Microchip Sparx5, as well as (MSCC) ocelot/jaguar2 SoCs. v6 changes: - Use "bus-frequency" instead of "microchip,sgpio-frequency". Drop '$ref'. (Robh) - Added "ngpios" description, bumped minimum to 32. (Linus) - Added "#size-cells" description. (Linus) - Changed "bus-frequency" validation in driver to reflect the YAML description. v5 changes (driver comments from Linus): - Collect bank data in sgpio_bank struct - Add is_input boolean to sgpio_bank struct - Use single-bit bitmasks in sgpio_output_set() and sgpio_output_get() - Eliminate superfluous struct pinctrl_dev *pctl_dev in bank data - Fix wrong ngpio consistency check v4 changes (binding comments from Rob): - microchip,sgpio-port-ranges changed to uint32-matrix so tuples can be represented properly. - gpio controller node name changed to "gpio@[0-1]" - whitespace fixes - DT files updated as per schema changes v3 changes: - Renamed all usage of "mchp" abbrevation with "microchip". - Split the in/output directions into (two) separate banks. - Eliminated the bindings include file (from above) - Changed SPDX license to "GPL-2.0-or-later" - Change -ENOTSUPP to -EOPNOTSUPP - Minor type/symbol naming changes v2 changes: - Adds both in and output modes. - Use direct adressing of the individual banks (#gpio-cells = <4>), also osoleting need for addressing macros in bindings include file. - Property 'microchip,sgpio-ports' (uint32, bitmask) replaced by proper range set (array of [start,end]) 'microchip,sgpio-port-ranges'. - Fixes whitespace issues in Kconfig file Lars Povlsen (3): dt-bindings: pinctrl: Add bindings for pinctrl-microchip-sgpio driver pinctrl: pinctrl-microchip-sgpio: Add pinctrl driver for Microsemi Serial GPIO arm64: dts: sparx5: Add SGPIO devices Lars Povlsen (3): dt-bindings: pinctrl: Add bindings for pinctrl-microchip-sgpio driver pinctrl: pinctrl-microchip-sgpio: Add pinctrl driver for Microsemi Serial GPIO arm64: dts: sparx5: Add SGPIO devices .../pinctrl/microchip,sparx5-sgpio.yaml | 145 ++++ MAINTAINERS | 1 + arch/arm64/boot/dts/microchip/sparx5.dtsi | 91 +++ .../boot/dts/microchip/sparx5_pcb125.dts | 5 + .../dts/microchip/sparx5_pcb134_board.dtsi | 258 +++++++ .../dts/microchip/sparx5_pcb135_board.dtsi | 55 ++ drivers/pinctrl/Kconfig | 18 + drivers/pinctrl/Makefile | 1 + drivers/pinctrl/pinctrl-microchip-sgpio.c | 667 ++++++++++++++++++ 9 files changed, 1241 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml create mode 100644 drivers/pinctrl/pinctrl-microchip-sgpio.c -- 2.25.1