Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp1196624pxu; Fri, 16 Oct 2020 06:23:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw/kdEXpAGVkzZy8bJF9XX0S+mFmhJ4oKpdtDQTJbydidsDSXT8UiyPT1uu1QfzrGdOeseo X-Received: by 2002:a17:907:24cf:: with SMTP id e15mr3590030ejn.191.1602854616783; Fri, 16 Oct 2020 06:23:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602854616; cv=none; d=google.com; s=arc-20160816; b=I+gTz+zb1YolfYGOFxZOIxLgkXyI+HhMamk4rbEiTBCpevY0jTZM4tIN1Ry7Rha5It 9TS/Ang61N3DIzNtvgq2pK0gDlhW7uA/rEMPgSnlOlhlNpp9XSE6d51BFZvZDim/x07D KgZq3QxnJNTjDzMeaJ6CfiL1dKDm34t/6JJqafpQIBUogjnTI4duMKSAW9dZAZmIwSo2 YDW+xjB/j3QHwTA6u/1YAHuutXY+mgboWD3XqO1i7R2cZdPAPW+RyhehG5dXk2Zqxnnw HiynpcOfY/O4A8C6urhcnfwsO4SjL3VNj07gOhGGN691bT/v7NyyWF/4jsWm3MihO8vr vC1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=8Z0kpDioGel4gTXrRsonGp6tvC8kx9tMRBcJP3S9Bqo=; b=MUiupXCx8Ua2WKfSnjnI0e7PI2oHe5Rm4/U7OQ7AROiF4/UOZ81sdr0QWMmW/UHoIq 0NXkNr4iu0MSN6FI8uzVA8nf+WOR4ccB2wguaXsvnkBCNrjWBpKCz8Q8ps4jlrTAaUj4 HjT7UkBrFfNyOhfWdBT4hahMzvPZnzbYJWra7JAZSxWUZwe0CSzeauy3Zy0gTzMw01dr 6P8PXGA/VR/uHH60cmrqAuk7Xmk4GunRgQ1UN1pdlOrDs8L8IKot4UPk0frqwrqNBCJs hkyAGd8KI4Q381FntRtxUbpRmONSlI4sqEaOX8MzWH4JtA6+a8lVIHy0nAKgbdqrrwi3 +N9Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p60si1617545edd.331.2020.10.16.06.23.14; Fri, 16 Oct 2020 06:23:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2407238AbgJPNQG (ORCPT + 99 others); Fri, 16 Oct 2020 09:16:06 -0400 Received: from foss.arm.com ([217.140.110.172]:37176 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2407228AbgJPNQD (ORCPT ); Fri, 16 Oct 2020 09:16:03 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 5260C1FB; Fri, 16 Oct 2020 06:16:02 -0700 (PDT) Received: from [10.57.50.28] (unknown [10.57.50.28]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 6C61E3F71F; Fri, 16 Oct 2020 06:16:00 -0700 (PDT) Subject: Re: [PATCH] coresight: etm4x: Skip setting LPOVERRIDE bit for qcom,skip-power-up To: Sai Prakash Ranjan Cc: Mathieu Poirier , Mike Leach , coresight@lists.linaro.org, Stephen Boyd , denik@chromium.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org References: <20201016101025.26505-1-saiprakash.ranjan@codeaurora.org> <5c4f6f5d-b07d-0816-331f-7c7463fa99b3@arm.com> <41bbcd43c2b016b6d785c3750622e9fe@codeaurora.org> From: Suzuki Poulose Message-ID: <9e19d312-9de4-2ed8-75ca-c774b93bfe11@arm.com> Date: Fri, 16 Oct 2020 14:15:58 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.3.1 MIME-Version: 1.0 In-Reply-To: <41bbcd43c2b016b6d785c3750622e9fe@codeaurora.org> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10/16/20 12:47 PM, Sai Prakash Ranjan wrote: > Hi Suzuki, > > On 2020-10-16 16:51, Suzuki Poulose wrote: >> Hi Sai, >> >> On 10/16/20 11:10 AM, Sai Prakash Ranjan wrote: >>> There is a bug on the systems supporting to skip power up >>> (qcom,skip-power-up) where setting LPOVERRIDE bit(low-power >>> state override behaviour) will result in CPU hangs/lockups >>> even on the implementations which supports it. So skip >>> setting the LPOVERRIDE bit for such platforms. >>> >>> Fixes: 02510a5aa78d ("coresight: etm4x: Add support to skip trace >>> unit power up") >>> Signed-off-by: Sai Prakash Ranjan >> >> The fix is fine by me. Btw, is there a hardware Erratum assigned for >> this ? It would be good to have the Erratum documented somewhere, >> preferrably ( Documentation/arm64/silicon-errata.rst ) >> > > No, afaik we don't have any erratum assigned to this bug. Ok. Please double check, if there are any. > It was already present in downstream kernel and since we > support these targets with the previous HW bug > (qcom,skip-power-up) now in upstream, we would need this > fix in upstream kernel as well. I understand the need for the fix and we must fix it. I was looking to document this in the central place for errata's handled in the kernel. And I missed asking this question when the original patch was posted. So, thought of asking the question now anyways. Better late than never ;-) Reviewed-by: Suzuki K Poulose