Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp4711112pxu; Wed, 21 Oct 2020 03:27:58 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzRt+/QYAmnyaXKuZzcPKUZ4YcW/Uw7iMyoWvuoBsN72iFfImG0g8rh26f/LiTSXYK7Krpx X-Received: by 2002:a17:906:1e95:: with SMTP id e21mr2625717ejj.355.1603276078320; Wed, 21 Oct 2020 03:27:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603276078; cv=none; d=google.com; s=arc-20160816; b=jp9bEFSuvLzx+2HOtLIAtXvUWQ0bXpMxTriw5tP+gQQAXbn+tz8jwuEcMU9ekrd1l6 znGabdTgyEM0vB9eCKiGuxSIhWlgkYZN3T/gOhsNBWygFsYMgpo2QLZgCVfXaSPaFVsg hcXgRyeXyASkWg6crH1R7rc0sFcIvDCDi9XIr8g+EWac+AHNrZ2ueEMeBO3z0auCcT7Q Py3D/hMcUXNXCEDnzcyCPOEFT0fgKwM+HjVy1lF6cbVMRvfGgE3kfawiCJIlCRWo6ZNi Xf+70IK8HZAAOupY+BKMD5HPWTbRxO1tjsNiDSGaX3EJC+s8Mkhpk8nzHum1Y1WMiHr/ wHXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:organization :autocrypt:from:references:to:subject; bh=9f6QQQyrIz0s1GAc+0pwEBtMtJdzlf9V2Kp1PR+iz/c=; b=FxuKhwmhGsgIEvMH3RS0ukymOk4YltEVTgZj1dKQpV6NOU34dFaeGmwugnKPTs7aNM OoCboycl9HWkjYtdSg2vFsM9SiOySaFZfpk1a2tQzgf6GyA7XtI2SzdYql112/9vwyTq Qo0n6PZ5TTNCN4hzhJaIWWy+NTjBt6T11wuv4PXg37uEx0KeVpkQqswpJCbDCZaQbL3D C+lqy9b0yz5jmInQIBbYODrzWUVQgmYm9xSDlt8PEGhQX/JSoAbObFoKWPx3c0leCOuh 9ClG+ykoNnAAofUj+mlYlZ32JAsQE5/wE4/1SMznPhjjaqhhFnhfWVydByVaLfG2ffST oNeA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p60si1067440edd.331.2020.10.21.03.27.36; Wed, 21 Oct 2020 03:27:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2438788AbgJTVzv (ORCPT + 99 others); Tue, 20 Oct 2020 17:55:51 -0400 Received: from foss.arm.com ([217.140.110.172]:56526 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2392464AbgJTVzu (ORCPT ); Tue, 20 Oct 2020 17:55:50 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id D44E01FB; Tue, 20 Oct 2020 14:55:49 -0700 (PDT) Received: from [192.168.2.22] (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 11FB13F66B; Tue, 20 Oct 2020 14:55:47 -0700 (PDT) Subject: Re: [PATCH v2 12/14] perf arm-spe: Add more sub classes for operation packet To: Leo Yan , Arnaldo Carvalho de Melo , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Wei Li , James Clark , Dave Martin , linux-kernel@vger.kernel.org, Al Grant References: <20200929133917.9224-1-leo.yan@linaro.org> <20200929133917.9224-13-leo.yan@linaro.org> From: =?UTF-8?Q?Andr=c3=a9_Przywara?= Autocrypt: addr=andre.przywara@arm.com; prefer-encrypt=mutual; keydata= xsFNBFNPCKMBEAC+6GVcuP9ri8r+gg2fHZDedOmFRZPtcrMMF2Cx6KrTUT0YEISsqPoJTKld tPfEG0KnRL9CWvftyHseWTnU2Gi7hKNwhRkC0oBL5Er2hhNpoi8x4VcsxQ6bHG5/dA7ctvL6 kYvKAZw4X2Y3GTbAZIOLf+leNPiF9175S8pvqMPi0qu67RWZD5H/uT/TfLpvmmOlRzNiXMBm kGvewkBpL3R2clHquv7pB6KLoY3uvjFhZfEedqSqTwBVu/JVZZO7tvYCJPfyY5JG9+BjPmr+ REe2gS6w/4DJ4D8oMWKoY3r6ZpHx3YS2hWZFUYiCYovPxfj5+bOr78sg3JleEd0OB0yYtzTT esiNlQpCo0oOevwHR+jUiaZevM4xCyt23L2G+euzdRsUZcK/M6qYf41Dy6Afqa+PxgMEiDto ITEH3Dv+zfzwdeqCuNU0VOGrQZs/vrKOUmU/QDlYL7G8OIg5Ekheq4N+Ay+3EYCROXkstQnf YYxRn5F1oeVeqoh1LgGH7YN9H9LeIajwBD8OgiZDVsmb67DdF6EQtklH0ycBcVodG1zTCfqM AavYMfhldNMBg4vaLh0cJ/3ZXZNIyDlV372GmxSJJiidxDm7E1PkgdfCnHk+pD8YeITmSNyb 7qeU08Hqqh4ui8SSeUp7+yie9zBhJB5vVBJoO5D0MikZAODIDwARAQABzS1BbmRyZSBQcnp5 d2FyYSAoQVJNKSA8YW5kcmUucHJ6eXdhcmFAYXJtLmNvbT7CwXsEEwECACUCGwMGCwkIBwMC BhUIAgkKCwQWAgMBAh4BAheABQJTWSV8AhkBAAoJEAL1yD+ydue63REP/1tPqTo/f6StS00g NTUpjgVqxgsPWYWwSLkgkaUZn2z9Edv86BLpqTY8OBQZ19EUwfNehcnvR+Olw+7wxNnatyxo D2FG0paTia1SjxaJ8Nx3e85jy6l7N2AQrTCFCtFN9lp8Pc0LVBpSbjmP+Peh5Mi7gtCBNkpz KShEaJE25a/+rnIrIXzJHrsbC2GwcssAF3bd03iU41J1gMTalB6HCtQUwgqSsbG8MsR/IwHW XruOnVp0GQRJwlw07e9T3PKTLj3LWsAPe0LHm5W1Q+euoCLsZfYwr7phQ19HAxSCu8hzp43u zSw0+sEQsO+9wz2nGDgQCGepCcJR1lygVn2zwRTQKbq7Hjs+IWZ0gN2nDajScuR1RsxTE4WR lj0+Ne6VrAmPiW6QqRhliDO+e82riI75ywSWrJb9TQw0+UkIQ2DlNr0u0TwCUTcQNN6aKnru ouVt3qoRlcD5MuRhLH+ttAcmNITMg7GQ6RQajWrSKuKFrt6iuDbjgO2cnaTrLbNBBKPTG4oF D6kX8Zea0KvVBagBsaC1CDTDQQMxYBPDBSlqYCb/b2x7KHTvTAHUBSsBRL6MKz8wwruDodTM 4E4ToV9URl4aE/msBZ4GLTtEmUHBh4/AYwk6ACYByYKyx5r3PDG0iHnJ8bV0OeyQ9ujfgBBP B2t4oASNnIOeGEEcQ2rjzsFNBFNPCKMBEACm7Xqafb1Dp1nDl06aw/3O9ixWsGMv1Uhfd2B6 it6wh1HDCn9HpekgouR2HLMvdd3Y//GG89irEasjzENZPsK82PS0bvkxxIHRFm0pikF4ljIb 6tca2sxFr/H7CCtWYZjZzPgnOPtnagN0qVVyEM7L5f7KjGb1/o5EDkVR2SVSSjrlmNdTL2Rd zaPqrBoxuR/y/n856deWqS1ZssOpqwKhxT1IVlF6S47CjFJ3+fiHNjkljLfxzDyQXwXCNoZn BKcW9PvAMf6W1DGASoXtsMg4HHzZ5fW+vnjzvWiC4pXrcP7Ivfxx5pB+nGiOfOY+/VSUlW/9 GdzPlOIc1bGyKc6tGREH5lErmeoJZ5k7E9cMJx+xzuDItvnZbf6RuH5fg3QsljQy8jLlr4S6 8YwxlObySJ5K+suPRzZOG2+kq77RJVqAgZXp3Zdvdaov4a5J3H8pxzjj0yZ2JZlndM4X7Msr P5tfxy1WvV4Km6QeFAsjcF5gM+wWl+mf2qrlp3dRwniG1vkLsnQugQ4oNUrx0ahwOSm9p6kM CIiTITo+W7O9KEE9XCb4vV0ejmLlgdDV8ASVUekeTJkmRIBnz0fa4pa1vbtZoi6/LlIdAEEt PY6p3hgkLLtr2GRodOW/Y3vPRd9+rJHq/tLIfwc58ZhQKmRcgrhtlnuTGTmyUqGSiMNfpwAR AQABwsFfBBgBAgAJBQJTTwijAhsMAAoJEAL1yD+ydue64BgP/33QKczgAvSdj9XTC14wZCGE U8ygZwkkyNf021iNMj+o0dpLU48PIhHIMTXlM2aiiZlPWgKVlDRjlYuc9EZqGgbOOuR/pNYA JX9vaqszyE34JzXBL9DBKUuAui8z8GcxRcz49/xtzzP0kH3OQbBIqZWuMRxKEpRptRT0wzBL O31ygf4FRxs68jvPCuZjTGKELIo656/Hmk17cmjoBAJK7JHfqdGkDXk5tneeHCkB411p9WJU vMO2EqsHjobjuFm89hI0pSxlUoiTL0Nuk9Edemjw70W4anGNyaQtBq+qu1RdjUPBvoJec7y/ EXJtoGxq9Y+tmm22xwApSiIOyMwUi9A1iLjQLmngLeUdsHyrEWTbEYHd2sAM2sqKoZRyBDSv ejRvZD6zwkY/9nRqXt02H1quVOP42xlkwOQU6gxm93o/bxd7S5tEA359Sli5gZRaucpNQkwd KLQdCvFdksD270r4jU/rwR2R/Ubi+txfy0dk2wGBjl1xpSf0Lbl/KMR5TQntELfLR4etizLq Xpd2byn96Ivi8C8u9zJruXTueHH8vt7gJ1oax3yKRGU5o2eipCRiKZ0s/T7fvkdq+8beg9ku fDO4SAgJMIl6H5awliCY2zQvLHysS/Wb8QuB09hmhLZ4AifdHyF1J5qeePEhgTA+BaUbiUZf i4aIXCH3Wv6K Organization: ARM Ltd. Message-ID: Date: Tue, 20 Oct 2020 22:54:57 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.12.0 MIME-Version: 1.0 In-Reply-To: <20200929133917.9224-13-leo.yan@linaro.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-GB Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 29/09/2020 14:39, Leo Yan wrote: Hi, > For the operation type packet payload with load/store class, it misses > to support these sub classes: > > - A load/store targeting the general-purpose registers; > - A load/store targeting unspecified registers; > - The ARMv8.4 nested virtualisation extension can redirect system > register accesses to a memory page controlled by the hypervisor. > The SPE profiling feature in newer implementations can tag those > memory accesses accordingly. > > Add the bit pattern describing load/store sub classes, so that the perf > tool can decode it properly. > > Inspired by Andre Przywara, refined the commit log and code for more > clear description. > > Co-developed-by: Andre Przywara > Signed-off-by: Leo Yan > --- > .../util/arm-spe-decoder/arm-spe-pkt-decoder.c | 15 +++++++++++++++ > 1 file changed, 15 insertions(+) > > diff --git a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c > index a848c784f4cf..57a2d5494838 100644 > --- a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c > +++ b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c > @@ -378,6 +378,21 @@ int arm_spe_pkt_desc(const struct arm_spe_pkt *packet, char *buf, > ret = arm_spe_pkt_snprintf(&buf, &blen, " SIMD-FP"); > if (ret < 0) > return ret; > + } else if ((payload & SPE_OP_PKT_LDST_SUBCLASS_MASK) == These three and the one above use the same mask, should this go into a switch case? Move this block to the end, then do: switch (payload & SPE_OP_PKT_LDST_SUBCLASS_MASK) { case SPE_OP_PKT_LDST_SUBCLASS_GP_REG: ... case SPE_OP_PKT_LDST_SUBCLASS_UNSPEC_REG: ... Maybe even assign just a string pointer inside, then have one snprintf. Haven't checked it that *really* looks better, though. Also those later checks are quite indented, shall those be moved to helper functions? Again just an idea .... Cheers, Andre > + SPE_OP_PKT_LDST_SUBCLASS_GP_REG) { > + ret = arm_spe_pkt_snprintf(&buf, &blen, " GP-REG"); > + if (ret < 0) > + return ret; > + } else if ((payload & SPE_OP_PKT_LDST_SUBCLASS_MASK) == > + SPE_OP_PKT_LDST_SUBCLASS_UNSPEC_REG) { > + ret = arm_spe_pkt_snprintf(&buf, &blen, " UNSPEC-REG"); > + if (ret < 0) > + return ret; > + } else if ((payload & SPE_OP_PKT_LDST_SUBCLASS_MASK) == > + SPE_OP_PKT_LDST_SUBCLASS_NV_SYSREG) { > + ret = arm_spe_pkt_snprintf(&buf, &blen, " NV-SYSREG"); > + if (ret < 0) > + return ret; > } > > return buf_len - blen; >