Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp5702805pxu; Thu, 22 Oct 2020 09:00:35 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw1LgYNYz48HNGnBOvMS6rxFAqQd/GaQIHvR9PA+HPGinLVIAckj9jToaQSw49VmAvTnGKP X-Received: by 2002:a17:906:bfc8:: with SMTP id us8mr3066517ejb.282.1603382434778; Thu, 22 Oct 2020 09:00:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603382434; cv=none; d=google.com; s=arc-20160816; b=sCyfPDuzXdvpFnyzZwfr/lmmZtQmg0lfPU9mIkqtuPp5oiG5P/b88zw8GhapZpvyDw Oc6Yw5giE2dmDIsGSvTztJOAW8nldAc4SyW/6fL/hFr9ficUAOZKeWl5DO/ZCPzrnQt5 wh5rW7K4021ZvidCr22rqBcGOGxwUygLo4Mzp/TOFB6dhihy+oV6qSvDXAD6BIIpccdG CA1ybsYulqS8A7NJ48NXOc+N0WxkadKZtk8ASpLyP9ktyBMWhTeFc729pgcfNKa5H1kU U2IFG7I50GVTD6nAhwo+IputXTF1LXqAzivMbv/AdpfcEu0o1NFzYx9GZM5pA5LyzgP4 d3Iw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=ynAqwiF0cwc5W5EkTDG4nK56GbEGlfIsuOjrNG6+I1M=; b=o2kFa8m68KKlhsGt3lmpj9z4OpKcL/GyqesVdkwM5mb5heemsIhX1+72tVQnOCoUef YZcFQm8YYYaYmG/FILKDdzLcGqIad2BjsgOzIrWNpHqs8pzEJ+4A2j8H9e9cr/DVE/zs QsNRNKousExqmnpy+d0dQVLIQWAuAO3qFL3z1jDiSJAKoCEFBuwltD1nDU3ZhJxKRQc2 vrVl/weZ3uJCMykaK1pC9F0dSds2BoKbqvVGbrzt809e5L9cBzUJOp+3mXDoikbRgdkB KKBu3lPoDdnlZfIQLKRdd9VRiA/jKP3bPNbgCqvx1EAtzKEUUwLNZ7X62iiN0KprrhW+ 1YxA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e30si1117527edj.442.2020.10.22.09.00.11; Thu, 22 Oct 2020 09:00:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2509770AbgJVIxa (ORCPT + 99 others); Thu, 22 Oct 2020 04:53:30 -0400 Received: from inva021.nxp.com ([92.121.34.21]:46900 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2508707AbgJVIx3 (ORCPT ); Thu, 22 Oct 2020 04:53:29 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id E04AC200D8F; Thu, 22 Oct 2020 10:53:26 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 755D82012ED; Thu, 22 Oct 2020 10:53:21 +0200 (CEST) Received: from localhost.localdomain (mega.ap.freescale.net [10.192.208.232]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id CF186402F2; Thu, 22 Oct 2020 10:53:13 +0200 (CEST) From: Biwen Li To: shawnguo@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, leoyang.li@nxp.com, zhiqiang.hou@nxp.com, tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, jiafei.pan@nxp.com, xiaobo.xie@nxp.com, linux-arm-kernel@lists.infradead.org, Biwen Li Subject: [PATCH 03/11] arm64: dts: ls1046a: add DT node for external interrupt lines Date: Thu, 22 Oct 2020 16:44:02 +0800 Message-Id: <20201022084410.28249-3-biwen.li@oss.nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201022084410.28249-1-biwen.li@oss.nxp.com> References: <20201022084410.28249-1-biwen.li@oss.nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Biwen Li Add device-tree node for external interrupt lines IRQ0-IRQ11. Signed-off-by: Biwen Li --- .../arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 27 ++++++++++++++++++- 1 file changed, 26 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi index d4c1da3d4bde..5580aa0430d4 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi @@ -3,7 +3,7 @@ * Device Tree Include file for Freescale Layerscape-1046A family SoC. * * Copyright 2016 Freescale Semiconductor, Inc. - * Copyright 2018 NXP + * Copyright 2018-2020 NXP * * Mingkai Hu */ @@ -233,6 +233,31 @@ compatible = "fsl,ls1046a-scfg", "syscon"; reg = <0x0 0x1570000 0x0 0x10000>; big-endian; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0x1570000 0x10000>; + + extirq: interrupt-controller@1ac { + compatible = "fsl,ls1046a-extirq", "fsl,ls1043a-extirq"; + #interrupt-cells = <2>; + #address-cells = <0>; + interrupt-controller; + reg = <0x1ac 4>; + interrupt-map = + <0 0 &gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, + <1 0 &gic GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>, + <2 0 &gic GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>, + <3 0 &gic GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, + <4 0 &gic GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, + <5 0 &gic GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, + <6 0 &gic GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, + <7 0 &gic GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, + <8 0 &gic GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, + <9 0 &gic GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, + <10 0 &gic GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, + <11 0 &gic GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map-mask = <0xffffffff 0x0>; + }; }; crypto: crypto@1700000 { -- 2.17.1