Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp5703127pxu; Thu, 22 Oct 2020 09:00:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw+XYe/WDhDInYzX+xvuw59AfftLEytHehKr0g4aXzft9CpNOAQ0lygKwZZJAfRp4MBFwgS X-Received: by 2002:a17:906:4c4c:: with SMTP id d12mr2718949ejw.299.1603382455574; Thu, 22 Oct 2020 09:00:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603382455; cv=none; d=google.com; s=arc-20160816; b=RoA8ssweGw17bvJHGaSgFWdID+JfA6MDMiLQXxyv7nPmmpbuGHJGIsdMKhudUoqgT6 lUvY3+Mvg0hBAV//CyugHoG7wohL2jO1My96JRa4TA6PMz2Zwh96FH7gJYQ1NgG/9u7B ekDDNYjjoFFvQi/c1leUhuidOCxxO5EV0JTdocUs4YfLOrVLQbcJ4vYkOvFQu+abUYrH tTmyrxjDJuE/FUKlu7OBu5THFiEAMRUFq9sA+QDRNIH8yr1PK3g872TKogwmYoRGYeoJ XhCFa+TExSQf2MBkUuWK4bXiyn0OxA5QaR4EgScYzpPLDW53GB+U1E26Zr68rjnGN2xq 9Vlw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=ee6/2ZltJjIVRS1FYG8SF88aF19Mif67taIfg8x1Hn8=; b=j9eX4sRhy1dpD6ZsiqPViKrfIDnzAqjd+9VoHvao5VEh3E0HMjgMAKGcn3NvDSTEGZ 3dGOSP7GRuO/UXJpEkVZt934rAnNg4LPfyqdCv7FySbxpeTdIFY/ds1XDwttM+44kxgF +16M7s6y94a0WaTOedO7IPqU+CvZtRTZ0VyszD4et8uoJGW7Utaxb3iZK8tB7hxOt+jz 7IDXxPwjhfi4K8NY46L5pVXWzOgIMsb22LVgVOTGNHjH0uqNeqmSQE2N/JnnTpv/FKvl YICDT/tvuz6lJFlffK5plemJTBqxy0NQvd05CY6NuweMl3JWbDXHZWpuraaISK+Rc/xI ZxBw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dg18si1224189edb.214.2020.10.22.09.00.33; Thu, 22 Oct 2020 09:00:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2895322AbgJVIxu (ORCPT + 99 others); Thu, 22 Oct 2020 04:53:50 -0400 Received: from inva020.nxp.com ([92.121.34.13]:34278 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2509803AbgJVIxk (ORCPT ); Thu, 22 Oct 2020 04:53:40 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 31CAD1A0ED5; Thu, 22 Oct 2020 10:53:38 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id ABB3C1A012C; Thu, 22 Oct 2020 10:53:32 +0200 (CEST) Received: from localhost.localdomain (mega.ap.freescale.net [10.192.208.232]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 2FCAB402F3; Thu, 22 Oct 2020 10:53:25 +0200 (CEST) From: Biwen Li To: shawnguo@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, leoyang.li@nxp.com, zhiqiang.hou@nxp.com, tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, jiafei.pan@nxp.com, xiaobo.xie@nxp.com, linux-arm-kernel@lists.infradead.org, Biwen Li Subject: [PATCH 09/11] arm64: dts: lx2160a: add DT node for external interrupt lines Date: Thu, 22 Oct 2020 16:44:08 +0800 Message-Id: <20201022084410.28249-9-biwen.li@oss.nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201022084410.28249-1-biwen.li@oss.nxp.com> References: <20201022084410.28249-1-biwen.li@oss.nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Biwen Li Add device-tree node for external interrupt lines IRQ0-IRQ11. Signed-off-by: Biwen Li --- .../arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 31 +++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi index ae1b113ab162..8de845c08d0d 100644 --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi @@ -540,6 +540,37 @@ little-endian; }; + isc: syscon@1f70000 { + compatible = "fsl,lx2160a-isc", "syscon"; + reg = <0x0 0x1f70000 0x0 0x10000>; + little-endian; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0x1f70000 0x10000>; + + extirq: interrupt-controller@14 { + compatible = "fsl,lx2160a-extirq", "fsl,ls1088a-extirq"; + #interrupt-cells = <2>; + #address-cells = <0>; + interrupt-controller; + reg = <0x14 4>; + interrupt-map = + <0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, + <1 0 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, + <2 0 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, + <3 0 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, + <4 0 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, + <5 0 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, + <6 0 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, + <7 0 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>, + <8 0 &gic GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, + <9 0 &gic GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>, + <10 0 &gic GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>, + <11 0 &gic GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map-mask = <0xffffffff 0x0>; + }; + }; + tmu: tmu@1f80000 { compatible = "fsl,qoriq-tmu"; reg = <0x0 0x1f80000 0x0 0x10000>; -- 2.17.1