Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp641349pxu; Fri, 23 Oct 2020 09:36:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxmFSxJi0/kWEVzBiLvBuP/RnhGrtGxF5cnzmLcG2SZJShvL5uLku9/XxpxgOPCogKAjB5E X-Received: by 2002:a17:907:a8d:: with SMTP id by13mr2666742ejc.295.1603470971469; Fri, 23 Oct 2020 09:36:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603470971; cv=none; d=google.com; s=arc-20160816; b=yhoYOEzrDAjXHvPV2/RWW2Q2F6zkT2gIgpFu1EPeDpUPyTelf5w1PKoAwlB4buZFIZ +iRUJmMGVHDuMxn+SneAP2eGDVco1I+HXTEpwKPcv3buHpbSrS0HUadrR+y7m7zdnj67 fKzToge5lXwCJrLfxweUj4b7BC1Kc7c3Il5PwA2dfX7F9LjwSuwjWpM/HEFTnddI3JGl ND/UZ/MAUwOYsoFxpnAv8xIi1Ewcwsy7e82lKZwETGxnyVrqsJDTVJor0ZDaFl5cjdHE 4xIQtQd93ITtOqYPNICXcf7kekA76ShWk7cRNsZcX3V9ReWrTG4iAIA6xSpRj3b88/Sc zDTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=wxqD1+UiIQG4ag0c4VhrXXA+F00/U1KdGq5XC7KNGo4=; b=kBiDDXzm0tzppFzCLiBWDvXspS84db6WOxDkjvII5IF2s3KZDqJy+gx/Du4qJQ1qhM Frx/MmPEjb3Qmj8RoQr0rC2GgHW4w29byekHMI/dYoqU8/dN52ut/japn4pSY16Xc9dp Mf4ce7jrFN/U7ixf4pTQb2pBe8fh3++OcJrKWSVZ5X45ltGptEsRWD26+lVY3B3E8TMx JLdKw7EKJDvSqfPtYTKiJxvehrWSea3+EE25vu2vTsQRSieHyxAvbbtUJaVFl7TAKKQ8 z8lRBqNMZ68ATN+gPeVU4Cj5QVluYmErAmX+znSXVpkjneEYCqVwIsb0iDvNswCxLtss 88Qg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=eEMMCin3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gj17si1144621ejb.7.2020.10.23.09.35.48; Fri, 23 Oct 2020 09:36:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=eEMMCin3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S463792AbgJWPtY (ORCPT + 99 others); Fri, 23 Oct 2020 11:49:24 -0400 Received: from mail.kernel.org ([198.145.29.99]:37782 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S463676AbgJWPtY (ORCPT ); Fri, 23 Oct 2020 11:49:24 -0400 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 956F022254; Fri, 23 Oct 2020 15:49:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1603468163; bh=8rC8JAv/ZvbLKMGSVzWGE/gWAOObW9y+163pOgJE734=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=eEMMCin3DbmL/T9VnL09w6YGkmRahFquStX7PwBv6i768kDe2YF3dQvTjsN0+lvj3 DTzXuudR9H6h4tlOKW1CVGnLat2WhIiYUNA3VUmjmx9pJozWLqgTEwNDfEzyOeIFCa 4fRKMdvUUGILKjzyCLk6xELDl3Kg0IRM7AYuxj0o= Received: by mail-ej1-f49.google.com with SMTP id o26so3030946ejc.8; Fri, 23 Oct 2020 08:49:23 -0700 (PDT) X-Gm-Message-State: AOAM530/L5kWjhWOWnswmAg3yDw41fjSh9c3dYv84A8PewyqTThHyNQy NPpT+HWZFwWGwXPaduohx1AgEb9USVK3+8d4gg== X-Received: by 2002:a17:906:9511:: with SMTP id u17mr2597628ejx.194.1603468161912; Fri, 23 Oct 2020 08:49:21 -0700 (PDT) MIME-Version: 1.0 References: <20201023133130.194140-1-fparent@baylibre.com> <20201023133130.194140-3-fparent@baylibre.com> In-Reply-To: <20201023133130.194140-3-fparent@baylibre.com> From: Chun-Kuang Hu Date: Fri, 23 Oct 2020 23:49:11 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v2 2/5] dt-bindings: display: mediatek: dsi: add documentation for MT8167 SoC To: Fabien Parent Cc: "moderated list:ARM/Mediatek SoC support" , Linux ARM , linux-kernel , DTML , DRI Development , Matthias Brugger , Rob Herring , Daniel Vetter , David Airlie , Philipp Zabel , Chun-Kuang Hu Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Fabien: Fabien Parent =E6=96=BC 2020=E5=B9=B410=E6=9C=8823= =E6=97=A5 =E9=80=B1=E4=BA=94 =E4=B8=8B=E5=8D=889:31=E5=AF=AB=E9=81=93=EF=BC= =9A > > Add binding documentation for the MT8167 SoC. Reviewed-by: Chun-Kuang Hu In [1], Mediatek DPI binding document has been changed to yaml format, would you please also change this document to yaml? Ditto for mediatek,disp.txt. [1] https://patchwork.kernel.org/project/linux-mediatek/patch/2020091707330= 5.25738-1-jitao.shi@mediatek.com/ Regards, Chun-Kuang. > > Signed-off-by: Fabien Parent > --- > > Changelog: > > V2: removed part that added a new clock > > .../devicetree/bindings/display/mediatek/mediatek,dsi.txt | 4 ++-- > 1 file changed, 2 insertions(+), 2 deletions(-) > > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,= dsi.txt b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.t= xt > index f06f24d405a5..6a10de812158 100644 > --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.txt > +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.txt > @@ -7,7 +7,7 @@ channel output. > > Required properties: > - compatible: "mediatek,-dsi" > -- the supported chips are mt2701, mt7623, mt8173 and mt8183. > +- the supported chips are mt2701, mt7623, mt8167, mt8173 and mt8183. > - reg: Physical base address and length of the controller's registers > - interrupts: The interrupt signal from the function block. > - clocks: device clocks > @@ -26,7 +26,7 @@ The MIPI TX configuration module controls the MIPI D-PH= Y. > > Required properties: > - compatible: "mediatek,-mipi-tx" > -- the supported chips are mt2701, 7623, mt8173 and mt8183. > +- the supported chips are mt2701, 7623, mt8167, mt8173 and mt8183. > - reg: Physical base address and length of the controller's registers > - clocks: PLL reference clock > - clock-output-names: name of the output clock line to the DSI encoder > -- > 2.28.0 >