Received: by 2002:a05:6a10:6744:0:0:0:0 with SMTP id w4csp1003115pxu;
        Mon, 26 Oct 2020 01:13:02 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJz6mHT6fSXfFdieI7L/OQIU0drmvMsjNJ5AnSks5ZrwkJw6CtAfoXHDLDbrLwMiqQRyrc9v
X-Received: by 2002:a17:906:494:: with SMTP id f20mr14239551eja.285.1603699981969;
        Mon, 26 Oct 2020 01:13:01 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1603699981; cv=none;
        d=google.com; s=arc-20160816;
        b=vYS2wkG2lNOQqtrszhtCbUSqGXCJGYifew5jebfR2mfSXMHGDYOxImtzHh1eKMazzM
         cpSA0UdmB0D4cfX6Ls28GGF3DQ6Z7sswXTB8X4ciYHrKwrAeS0jHFvvTeAJoyyxoOSFD
         XBl6qryGXwRtyu8QQW2I5XKMlYrIyNAdXXgWaGspYfY9p2kV/Oy3krguoevQHd4+Oh/S
         bREwb5KkvWioxedHC59OAQkq3EMPAX8Qj9AhIwX4m51iKUJ0VVEcv52g2CYc96R/n1v/
         W4cr9T9aEPv3PKc8EtSuTMJDEptZkRfqpR08I6/rZxpy79E5/QMM0hgNMhj5CSoNSaog
         WZ3A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=LI104L2D+SwIdxtDq4b7FINXu6Attxn2TxYNi16Z+hs=;
        b=yq98vAV/koj9/esLTjV5Y/d55s9/TxJhAqIt+30AxwtrCfmawZe7nyU5k2nV/8JdGP
         ZNoP2gjawGgUTnDX55IuveU84Ykz5+mJcY7rjgWEExI8due8LGuNMpz+QjOCEELXkf1g
         Oo1IK4oWQ6etJ6i/xsUMgqqQKGKWdxXo/tmtJCYHXLIZc8KEYTcOxUABICGdbNPXlrC6
         dfXLJewo+0l6JwH0s6Yd5oMc9AXffyZVIDdL0YJMk8mgDmN8zfPLEJdBsneDtm2sYUyC
         w0GWVL3yq7vQwRkG8OSLXlOsxiVk86iqdY1K96frRsi2hzJxgyJxh3CszsjTi+1Wt4Mr
         rQyQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=KvgFGXHq;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id jp2si1616031ejb.219.2020.10.26.01.12.40;
        Mon, 26 Oct 2020 01:13:01 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=KvgFGXHq;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1770505AbgJZGjW (ORCPT <rfc822;atom.tux.beastie@gmail.com>
        + 99 others); Mon, 26 Oct 2020 02:39:22 -0400
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:16782 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1770486AbgJZGjT (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 26 Oct 2020 02:39:19 -0400
Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, AES256-SHA)
        id <B5f966f020000>; Sun, 25 Oct 2020 23:38:58 -0700
Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 26 Oct
 2020 06:39:15 +0000
Received: from vidyas-desktop.nvidia.com (10.124.1.5) by mail.nvidia.com
 (172.20.187.18) with Microsoft SMTP Server id 15.0.1473.3 via Frontend
 Transport; Mon, 26 Oct 2020 06:39:11 +0000
From:   Vidya Sagar <vidyas@nvidia.com>
To:     <robh+dt@kernel.org>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <jckuo@nvidia.com>,
        <kyarlagadda@nvidia.com>, <lorenzo.pieralisi@arm.com>,
        <amurray@thegoodpenguin.co.uk>
CC:     <linux-gpio@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <kthota@nvidia.com>, <mmaddireddy@nvidia.com>, <vidyas@nvidia.com>,
        <sagar.tv@gmail.com>
Subject: [PATCH 2/2] arm64: tegra: Fix DT binding for IO High Voltage entry
Date:   Mon, 26 Oct 2020 12:09:02 +0530
Message-ID: <20201026063902.14744-2-vidyas@nvidia.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20201026063902.14744-1-vidyas@nvidia.com>
References: <20201026063902.14744-1-vidyas@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1603694338; bh=LI104L2D+SwIdxtDq4b7FINXu6Attxn2TxYNi16Z+hs=;
        h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To:
         References:X-NVConfidentiality:MIME-Version:Content-Type;
        b=KvgFGXHqjXKF3QrUmrjMr7L68sJocNnR4O74HcMFCJm2HJbwBGND/QBsnmnJvKjj3
         1G217TVgLY3/aa3VorJJRmk7BKomsT5enSNh0EKau2z9aDRYDhCd6K4ZPk15Ua+x4E
         0LeMmMl4P3GnwtWVE0KJEzmOZ7lyerxD7EEF2EgsrklRypIAnP9TrwUJ170Dofstp6
         oTe4fv3clsi9rFTENyUfs8K0NhPddU3HDZrbzvo3WkGW7evdoBqeIlo4Z20I+hW/nf
         DvvLhe/sMwxluMxvSR6qoMZXRSEe20MwOPwRk5yOEGPcOPmhx4PJxRz7veTOsqarLh
         SA83ZMLPKW86A==
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Fix the device-tree entry that represents I/O High Voltage property
by replacing 'nvidia,io-high-voltage' with 'nvidia,io-hv' as the former
entry is deprecated.

Fixes: dbb72e2c305b ("arm64: tegra: Add configuration for PCIe C5 sideband signals")
Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index 48160f48003a..5007a2a8647c 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -155,7 +155,7 @@
 					nvidia,schmitt = <TEGRA_PIN_DISABLE>;
 					nvidia,lpdr = <TEGRA_PIN_ENABLE>;
 					nvidia,enable-input = <TEGRA_PIN_DISABLE>;
-					nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+					nvidia,io-hv = <TEGRA_PIN_ENABLE>;
 					nvidia,tristate = <TEGRA_PIN_DISABLE>;
 					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				};
@@ -167,7 +167,7 @@
 					nvidia,schmitt = <TEGRA_PIN_DISABLE>;
 					nvidia,lpdr = <TEGRA_PIN_ENABLE>;
 					nvidia,enable-input = <TEGRA_PIN_ENABLE>;
-					nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+					nvidia,io-hv = <TEGRA_PIN_ENABLE>;
 					nvidia,tristate = <TEGRA_PIN_DISABLE>;
 					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				};
-- 
2.17.1