Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp396396pxx; Mon, 26 Oct 2020 10:57:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyNwyYFJ1waHPGgLW7cTRW79+I+iQgXLBY2Y9aEmGBFYd/M9oW+T9XzJvnCUBAJ23Unxxuf X-Received: by 2002:a05:6402:1653:: with SMTP id s19mr17621971edx.124.1603735050711; Mon, 26 Oct 2020 10:57:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603735050; cv=none; d=google.com; s=arc-20160816; b=NlUvmmjY2BdqkEXufrfZoxxQWno7UYSg6mH37+nF08iO2KfWoZYMEMusD0fuXJEUZf ZFJekinpLrgESCoBT5lmdlGDNcpgYDq7+Y/kH0IULPsktGTs4vHKsBQCQCUmL/Gej50i wjcCUHlhHB/nlIkooJH7yzhC4MAJj4qPw4UogE3VXzdk6IM3Yycxb+INYkMGSaUyQNYA LfkxBd1ia0vscKKkxAS2063MmhTcSlAIISo4RowlvFDgv5Dh4ODJa64EMDU3osUvsdqK QXhkFxFUCtE5RRhfJSSCQSbaweHzPdLoeKKLyZV2arlMlpsSWxfiFXi418Q8VhlNK36p f41A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=mWob+tzedQRU+r/coolBGzfAZbJH7LoTHZ6SLSxbMY4=; b=qbHvz3Z1It3Ag/kUfhTQRkEaOS7J6owKjEtQZYOYLOUqEGhGxmjzwxvD3kVObXfPA6 4VnhI1R8qb6bUA2bqjnZ2/eCn2sn81xxtQ6AzjtcawAWFDbhG1A8wMYebGIE7rui/DKi C7S5+TGRH2oRS0GKmGHYeRE66VeiWNpZI6uqXuxYX8k8l1MiCTVYaEkUwaCtpf2cSRJ9 qzmHnzvxVHaWT7z8C9hqJOEfpW7/mEsMK/07QlCa1TaK03vUUQGID3zRp3e7x86QmBfa VpSLo8zhkRxj4BXf7+565154ftltAgHlEQYFxUz2eYcZGIWjqKifzuc2S/b6fyENMkFr mJHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=twUIGiwf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dn22si8983851edb.603.2020.10.26.10.57.08; Mon, 26 Oct 2020 10:57:30 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=twUIGiwf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1782100AbgJZOvN (ORCPT + 99 others); Mon, 26 Oct 2020 10:51:13 -0400 Received: from mail-oi1-f193.google.com ([209.85.167.193]:40812 "EHLO mail-oi1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1782079AbgJZOvM (ORCPT ); Mon, 26 Oct 2020 10:51:12 -0400 Received: by mail-oi1-f193.google.com with SMTP id m128so10724962oig.7 for ; Mon, 26 Oct 2020 07:51:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=mWob+tzedQRU+r/coolBGzfAZbJH7LoTHZ6SLSxbMY4=; b=twUIGiwfWIRMWBeJSy6dgI4GpWSLHpg3THcr1YyNW+Z5jLeHYls96uEMFambf5NboL Z5hPI5udjL7TykBpTYqfdhQiGroQJSBHYxqUbkD+eSy4RgOf+drJCHUsQb0gQY4LrXr8 zxUS2JEuPLIrJ7Rjs4D9kagvqVywc4Or4SsmfPQNB9BuGVo+irPKERbLXXwdnSGeSZ8C GUzRL77BG9+zozZciuwVmMcuIRqpwv9txfdbhpMYi1SAd3JYUHNCASvj+GyPJOOb8wYS VUxpCtJS0Im6wWHp6hUpXp1Opoiubk0MwV62lp8vhCwZ8edpucuhSo+mwuCQJuPDpLtI 20ig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=mWob+tzedQRU+r/coolBGzfAZbJH7LoTHZ6SLSxbMY4=; b=VT/Id9FYIn+d+FDvpFerq8AHkNP28M6n+/0vhl87gJYsqHzBPP8FdNB1CWS+5p/mue ZD6/jftlRqCOHhz8hPYzBoBH/CjlEJEXP7/HIzGoSYuKGjP6ZkDH0NHV/T/z6gSwyGOm NuvfOQR5v0EdXLeo7ngaR9sbieQNqSMjXMOsm3Ms7L2D3oCNZHeoL5bN3DUxWAwg9Tki O+jPtxQhJOKK43WYaxCcj5Y+9dICdyFaG3A7xvGEuXhIcKaU3+znwuYg+uyGdaio5zyF DBBMyCAYheYTj3g6yUnYJOJA5P5U629kw/OxGq4OZ3WuG8hCzfPYYDmx97uaIrK6S1O5 OFiA== X-Gm-Message-State: AOAM533PfWbnXQ6GucGkWitZXQ3/i8UVaO8OkhyQhGAevcFjxjxeDOQf yh7fFpuGVDaY0ttdaEzKCpH/9w== X-Received: by 2002:aca:4e4b:: with SMTP id c72mr1415245oib.96.1603723871230; Mon, 26 Oct 2020 07:51:11 -0700 (PDT) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id w3sm4006512oov.48.2020.10.26.07.51.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Oct 2020 07:51:10 -0700 (PDT) Date: Mon, 26 Oct 2020 09:51:08 -0500 From: Bjorn Andersson To: Rob Herring Cc: Manivannan Sadhasivam , rjw@rjwysocki.net, viresh.kumar@linaro.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: Re: [PATCH v3 1/2] dt-bindings: arm: cpus: Document 'qcom,freq-domain' property Message-ID: <20201026145108.GG12646@builder.lan> References: <20201020153944.18047-1-manivannan.sadhasivam@linaro.org> <20201026143203.GA112606@bogus> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201026143203.GA112606@bogus> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon 26 Oct 09:32 CDT 2020, Rob Herring wrote: > On Tue, Oct 20, 2020 at 09:09:43PM +0530, Manivannan Sadhasivam wrote: > > Add devicetree documentation for 'qcom,freq-domain' property specific > > to Qualcomm CPUs. This property is used to reference the CPUFREQ node > > along with Domain ID (0/1). > > > > Signed-off-by: Manivannan Sadhasivam > > --- > > Documentation/devicetree/bindings/arm/cpus.yaml | 6 ++++++ > > 1 file changed, 6 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/arm/cpus.yaml b/Documentation/devicetree/bindings/arm/cpus.yaml > > index 1222bf1831fa..f40564bf004f 100644 > > --- a/Documentation/devicetree/bindings/arm/cpus.yaml > > +++ b/Documentation/devicetree/bindings/arm/cpus.yaml > > @@ -290,6 +290,12 @@ properties: > > > > * arm/msm/qcom,kpss-acc.txt > > > > + qcom,freq-domain: > > + $ref: '/schemas/types.yaml#/definitions/phandle-array' > > + description: | > > + CPUs supporting freq-domain must set their "qcom,freq-domain" property > > + with phandle to a cpufreq_hw node followed by the Domain ID(0/1). > > There's no 3 patches doing the same thing. Mediatek and SCMI are the > others. This will need to be common. > This property is used by existing dtbs for Qualcomm sdm845, sm8150, sm8250 and sc7180 based devices, so I expect that the support for the existing property will stay. Regards, Bjorn > > + > > rockchip,pmu: > > $ref: '/schemas/types.yaml#/definitions/phandle' > > description: | > > -- > > 2.17.1 > >