Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp611722pxx; Mon, 26 Oct 2020 16:52:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwiB6qtH5YDl0T/Eeib9G1sAWPg9APde1IRCiPdhqR9e4T45K3CQIJ+/3Ga91pxjYFZwR77 X-Received: by 2002:a05:6402:22cb:: with SMTP id dm11mr18557689edb.23.1603756341878; Mon, 26 Oct 2020 16:52:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603756341; cv=none; d=google.com; s=arc-20160816; b=cozIIrtBRskko/M4WmcdRaCteP9gX7IH/EzzVtewIyw9k4723fKKIRf/D9vxzez0Wf n3BOvCCFGkZnMwfT/oFn5b171FqBv+Y7mf7C0z7DLHeLh5E3XNK7qvERudoNcoXJJF6D sjMYDKCdu4gdhujrLxhEmGFCmyfJRGu704H6r5x4YHohbBBzPY0F576h7TvFpTFFN7xc +4fliyvDES0g5xRy95IpTivB5kUByrQmfgisRNyCE8Wz649VMAMy60EHDicbSkL93ooJ 0X6N5otfYZ+CoKQnw59BpjVPgv7xCKGOaylWjNXFHpVrPkjRVIhC3glXOr3JIaTwOF8Y nbBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=nIMlmTuW61b+w1SIeHenDHiD0WR9W3/s4Nw0g6VQQsg=; b=IYRlKG74yF0YpJU8OvWsVYIwGGjR2Qj4c9cCtVaTwhQtGt540+MvDXBF0bqqJ20Xfc YULeWRh25FQta42eELKtai53rHBxFfX3HFRK9QaYMMSeCFqCxcfCgTjZglgIDG3cY7yz 8lZUETIalmDmgJir7pXunMVtp9aiaGKiVDyYtOaG1CrEX8T9DyOBpLi+3PUv5YH+e0tM E3Yrp4Kk2ysCf2ofjgZuHzMR356llfkj7nvtGt6owJT1POQLgbZPwiE9ufWpgwjc/WCt HJ4pY3JdKYUa31PBGatotZ+BD0TSbHRZGV/Gj0QIvckpp+/Sp05KQkd9AFBmiGgaIewc +WPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=KdhX4ntA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i5si8364088edy.605.2020.10.26.16.51.59; Mon, 26 Oct 2020 16:52:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=KdhX4ntA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1790188AbgJZSl6 (ORCPT + 99 others); Mon, 26 Oct 2020 14:41:58 -0400 Received: from mail.kernel.org ([198.145.29.99]:39212 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1785156AbgJZSl5 (ORCPT ); Mon, 26 Oct 2020 14:41:57 -0400 Received: from mail-ot1-f49.google.com (mail-ot1-f49.google.com [209.85.210.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 3A9762222C; Mon, 26 Oct 2020 18:41:56 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1603737716; bh=ZHnDVzqCmHdL0T1F4BO4Y47EykJ5PDqzneLTnwI6ZRA=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=KdhX4ntAZx6gfgYbRCwmS5ZXbSIhAStlI4WxQZxVot2A6EgEa6Ne+sSA1Jra+zi1C f/EHeO6pkRwGxtqsXP9yTgRA6dUyW+E5MXoSJPn2h0UOmqWCQD/Bako7xNmpTSJwo/ L43WN4dpKVOSrCCK72KNcygSYxZkExCxtE2dTy54= Received: by mail-ot1-f49.google.com with SMTP id k3so8355984otp.1; Mon, 26 Oct 2020 11:41:56 -0700 (PDT) X-Gm-Message-State: AOAM531mtYIMj6PqohlQ5PeVx6q8wObdlwF7gR3GzcGsk3Lf1DKPEj+B GRbxUHDVawr9IunB16pxd1z9Vn9EIVm11rajIQ== X-Received: by 2002:a9d:62d1:: with SMTP id z17mr15737889otk.192.1603737715454; Mon, 26 Oct 2020 11:41:55 -0700 (PDT) MIME-Version: 1.0 References: <20201026065459.28509-1-vidyas@nvidia.com> <20201026065459.28509-3-vidyas@nvidia.com> In-Reply-To: <20201026065459.28509-3-vidyas@nvidia.com> From: Rob Herring Date: Mon, 26 Oct 2020 13:41:43 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH 2/4] PCI: tegra: Map configuration space as strongly ordered To: Vidya Sagar Cc: Lorenzo Pieralisi , Bjorn Helgaas , Thierry Reding , Jon Hunter , amanharitsh123@gmail.com, dinghao.liu@zju.edu.cn, Krzysztof Wilczynski , PCI , linux-tegra , "linux-kernel@vger.kernel.org" , kthota@nvidia.com, Manikanta Maddireddy , sagar.tv@gmail.com Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Oct 26, 2020 at 1:55 AM Vidya Sagar wrote: > > As specified in the comment for pci_remap_cfgspace() define in > arch/arm64/include/asm/io.h file, PCIe configuration space should be > mapped as strongly ordered. Hence changing to dev_pci_remap_cfgspace() Strictly speaking, strongly ordered is ARMv6/7 terminology. For v8, it's 'nGnRnE' which is what the comment says. > from devm_ioremap_resource() for mapping DBI space as that is nothing > but the root port's own configuration space. > > Signed-off-by: Vidya Sagar > --- > drivers/pci/controller/dwc/pcie-tegra194.c | 4 +++- > 1 file changed, 3 insertions(+), 1 deletion(-) > > diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c > index b172b1d49713..7a0c64436861 100644 > --- a/drivers/pci/controller/dwc/pcie-tegra194.c > +++ b/drivers/pci/controller/dwc/pcie-tegra194.c > @@ -2108,7 +2108,9 @@ static int tegra_pcie_dw_probe(struct platform_device *pdev) > } > pcie->dbi_res = dbi_res; > > - pci->dbi_base = devm_ioremap_resource(dev, dbi_res); > + pci->dbi_base = devm_pci_remap_cfgspace(dev, > + dbi_res->start, > + resource_size(dbi_res)); This is all going to get removed anyways as I'm working on moving DBI and other region setup into the DWC core. I guess better to do this change first and make it explicit. Rob