Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp1333441pxx; Tue, 27 Oct 2020 14:12:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy0htTfejQssXIt+UWtN514g8k1glP3vkNSz+jVFOxVufvVZ6jlLdpt2PvqhlxYYqSg/97Q X-Received: by 2002:a17:906:5618:: with SMTP id f24mr4265842ejq.86.1603833148857; Tue, 27 Oct 2020 14:12:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603833148; cv=none; d=google.com; s=arc-20160816; b=xA/3RfBEYzE3by3v2+g3a3YVClYd7ZqCQzrqo5M+yZJ4ho4H338czXGS2p7lMPEp/Q PZg/BjuI70zJ2wER0KuJCHmlfLogNNEY62+KQbZPKITFEdzYTOMtaYBc2mmi+ao6geL7 nLq/N3SiR9D+VbLUzDn/H3dgsZfiSVQy3YBQszzloulfApBnas7XD6BHny1pzjfVtbyP wOJOm6qrEdWgVKV99lxujiBU2hdZC62OzYuSH0+09UuID7zTaQteAFoOY0eAd/uqeXR3 RDFiiLow1bErekVMEnBE/vW4Wrq4J1eVUmsABQddecJscfE2Xg0/Jyi68DhkKLq39xm6 snlg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=mlD0/N5ZG04biF8aWwl9v5K1yJ+zcsGsODNLem5myfE=; b=OrMpyZc+A7LYxkViFybY4wsPJdFUrMYtpKh531iEycNBAQT7gc8A21y9/iwX9qjgcY g8uQpRKGKs7rlJa8zIuO6l0DPaa9VGz3YsTOMd7dI+qedcbwPX7lBstAiygFDOtknZUX K03CmLnVjmjFZMqBTNJYkDoZ2nFGMStE/NFekyi4TsGF0Hq8g9KDZkn7exZByFZKeyxM 1IGVhblQewvuXlOlx51zg7N7LBy1bnQweu3RioonstLOfy2to5aTHBDZeT+c8SrSsn8u v7wbbN5+egalXlhbqD1sgQmsPonC+6LbrtHsZCzCag8ehY7xMk1n0nrWUpeD+mltDXif so8A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id jr1si2035602ejb.164.2020.10.27.14.12.06; Tue, 27 Oct 2020 14:12:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2505463AbgJ0Ezq (ORCPT + 99 others); Tue, 27 Oct 2020 00:55:46 -0400 Received: from inva020.nxp.com ([92.121.34.13]:32930 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2505437AbgJ0Ezp (ORCPT ); Tue, 27 Oct 2020 00:55:45 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 6E38B1A12D8; Tue, 27 Oct 2020 05:55:42 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id A173C1A12CD; Tue, 27 Oct 2020 05:55:36 +0100 (CET) Received: from localhost.localdomain (mega.ap.freescale.net [10.192.208.232]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 36EDC40307; Tue, 27 Oct 2020 05:55:29 +0100 (CET) From: Biwen Li To: linux@rasmusvillemoes.dk, shawnguo@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, leoyang.li@nxp.com, zhiqiang.hou@nxp.com, tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, jiafei.pan@nxp.com, xiaobo.xie@nxp.com, linux-arm-kernel@lists.infradead.org, Biwen Li Subject: [v2 03/11] arm64: dts: ls1046a: add DT node for external interrupt lines Date: Tue, 27 Oct 2020 12:46:11 +0800 Message-Id: <20201027044619.41879-3-biwen.li@oss.nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201027044619.41879-1-biwen.li@oss.nxp.com> References: <20201027044619.41879-1-biwen.li@oss.nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Biwen Li Add device-tree node for external interrupt lines IRQ0-IRQ11. Signed-off-by: Biwen Li --- Change in v2: - none .../arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 27 ++++++++++++++++++- 1 file changed, 26 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi index 0246d975a206..dff3ee84c294 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi @@ -3,7 +3,7 @@ * Device Tree Include file for Freescale Layerscape-1046A family SoC. * * Copyright 2016 Freescale Semiconductor, Inc. - * Copyright 2018 NXP + * Copyright 2018-2020 NXP * * Mingkai Hu */ @@ -314,6 +314,31 @@ compatible = "fsl,ls1046a-scfg", "syscon"; reg = <0x0 0x1570000 0x0 0x10000>; big-endian; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0x1570000 0x10000>; + + extirq: interrupt-controller@1ac { + compatible = "fsl,ls1046a-extirq", "fsl,ls1043a-extirq"; + #interrupt-cells = <2>; + #address-cells = <0>; + interrupt-controller; + reg = <0x1ac 4>; + interrupt-map = + <0 0 &gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, + <1 0 &gic GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>, + <2 0 &gic GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>, + <3 0 &gic GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, + <4 0 &gic GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, + <5 0 &gic GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, + <6 0 &gic GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, + <7 0 &gic GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, + <8 0 &gic GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, + <9 0 &gic GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, + <10 0 &gic GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, + <11 0 &gic GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map-mask = <0xffffffff 0x0>; + }; }; crypto: crypto@1700000 { -- 2.17.1