Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp519856pxx; Wed, 28 Oct 2020 10:10:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwQPVJyRiPD/J/1dbMa/ioFHQPIe8v5eFm9VdJjIr2qwIbvoEMRIwsv2/7YEpmBWiW5PtpV X-Received: by 2002:aa7:d38d:: with SMTP id x13mr9027594edq.355.1603905038656; Wed, 28 Oct 2020 10:10:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603905038; cv=none; d=google.com; s=arc-20160816; b=nzTwW/3gnhTypBrqi4oHjpZxSAtfVx1ZZOPQwXvkBRoyU3s0W4bh/P7kjsm6uIo49H pz52G6qhKYiWE8sdI8SBD5Qdt9e7JOi307XbsVj1TaCtuB+8PrAr6vfNlrMKl9556Kur TB7oefg+lK9iAjRdtA+A5/M6YLI8KcX2b1FcfundYSSvoCeldI1AwZwmEg+MTSqLN4Bm n5ATP0j4CJixRkONkqkTxYZij8fIAQfNorNLw11rtTU9gBoXD/GH2Mhd8sU7jEVjI6rC WH8cvN+mFZgJA9oek8VlKxty1btqnhvsizoRYrBbg8aMuzDiNa94ZPKxbfavGgNOTVMJ W9pg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=2DlDWMzq6XwESTPxZvyeO7kC3Befe1YR91FeCxyYTH0=; b=LKNT3svXKwHcz96Q6YlIlLMFbU+PQQX0Sy/xlTJKEydKwonTGpMUyMXJp2SmjiaxGI Ytn2MZw9qdKFmROd479T7guTRaj9ZPfswqWl2xYOaQWKxhoxr+vVC+BAkhmwWPKEZM8I B2yFftxsuAc7aa/NQ828aY70RJi0yEdyxgVm7SGwBqQ1LfcyrlOUjMCqwL3Z3lSKxvRj 0KhRMsAHCjF39s4xXPdIZEDD+kCoUOtLxNXmF2ViwlSAukrS2YA/NaL7kduoLdSs7Jwu iQ3MtrTOh8oS7EGavhp1hD+SYjgAxiy0gR+CSNumZaRBd5ZqXwl9zkbpOqgBMaqiMjGe Gv4g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=Wdy2Uhn+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d23si26051edr.183.2020.10.28.10.10.11; Wed, 28 Oct 2020 10:10:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=Wdy2Uhn+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1820209AbgJ0Rdv (ORCPT + 99 others); Tue, 27 Oct 2020 13:33:51 -0400 Received: from mail.kernel.org ([198.145.29.99]:40066 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750079AbgJ0Okv (ORCPT ); Tue, 27 Oct 2020 10:40:51 -0400 Received: from localhost (83-86-74-64.cable.dynamic.v4.ziggo.nl [83.86.74.64]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 9413922275; Tue, 27 Oct 2020 14:40:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1603809651; bh=kEzXoJVr4ecL8CI8QM9codAQFPuEX+fkZ2VxEpBOD58=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Wdy2Uhn+xvw0CcDKi+f0bDRw/mQWGVDsnvRUMFHRsNC7mYVUHy/1JU/VlVfRSMa2K JfFyrc60LARaEnfsZgmEu/tNTh8ThfEfzds35gMgc1klcDRCv4GXZN+2jzF4tZk+nw sKVJ5xKLiA3Vxwpl4jHpE0jZ3MmM9MIKDxR/soN4= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Wendell Lin , Hanks Chen , Matthias Brugger , Stephen Boyd , Sasha Levin Subject: [PATCH 5.4 271/408] clk: mediatek: add UART0 clock support Date: Tue, 27 Oct 2020 14:53:29 +0100 Message-Id: <20201027135507.618961914@linuxfoundation.org> X-Mailer: git-send-email 2.29.1 In-Reply-To: <20201027135455.027547757@linuxfoundation.org> References: <20201027135455.027547757@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Hanks Chen [ Upstream commit 804a892456b73604b7ecfb1b00a96a29f3d2aedf ] Add MT6779 UART0 clock support. Fixes: 710774e04861 ("clk: mediatek: Add MT6779 clock support") Signed-off-by: Wendell Lin Signed-off-by: Hanks Chen Reviewed-by: Matthias Brugger Signed-off-by: Stephen Boyd Signed-off-by: Sasha Levin --- drivers/clk/mediatek/clk-mt6779.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/clk/mediatek/clk-mt6779.c b/drivers/clk/mediatek/clk-mt6779.c index 608a9a6621a37..00920182bbe63 100644 --- a/drivers/clk/mediatek/clk-mt6779.c +++ b/drivers/clk/mediatek/clk-mt6779.c @@ -919,6 +919,8 @@ static const struct mtk_gate infra_clks[] = { "pwm_sel", 19), GATE_INFRA0(CLK_INFRA_PWM, "infra_pwm", "pwm_sel", 21), + GATE_INFRA0(CLK_INFRA_UART0, "infra_uart0", + "uart_sel", 22), GATE_INFRA0(CLK_INFRA_UART1, "infra_uart1", "uart_sel", 23), GATE_INFRA0(CLK_INFRA_UART2, "infra_uart2", -- 2.25.1