Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp10193pxx; Wed, 28 Oct 2020 16:31:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJydYgh5gtMK0f+4vr96lNBjH7NuidOzjJi8haawHgt7mK7GLba9msB3FfRRwMTDmwdzN5i4 X-Received: by 2002:a50:fd17:: with SMTP id i23mr1301429eds.50.1603927913060; Wed, 28 Oct 2020 16:31:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603927913; cv=none; d=google.com; s=arc-20160816; b=alasNXUp965yieBZFwGiHDwfr6ZYwyY7UWMZRX5MsJhR/c6BftAvyOHZE6urY+8fBc WzC7YzwdAD8Ebv7vFH7mVXoP6ZTv+TUi4oVAGhfLVxi0xCWZ5izo2rMBRco8RfXubTJ/ B0QLfRzs7s1lZixHW/Rqnl/v8bPy/IWwC3iZ9ucRlaYAuuFeok5n934Hf9UIZG0ZstDE Hi4wNz4nRjPPrCY7NMDylNnkSPFQrRcbRb1iWUeal30w4zQkSi35yPe+FOefPSwjS0/n EIqInryDvl8CoDWh3YCnLonw9PDaWH0inrGMggD2dqEjbbnpgD+O5A65mpXkU6tjW19D nZww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :wdcironportexception:ironport-sdr:ironport-sdr:ironport-sdr :dkim-signature; bh=2aw9LKmmckTJ/IiephFbA5TkuVgViXfW3qfs5th+WsY=; b=oxSgJfkXweJxrDWKZ9R+Ts4MJoE34dQWQ8S9kYX/xtP77EFUoDFpbEusjgJLUcRWwA T88gHyPiCNXZQGqwN3W/17sc7/W0Vz/vHi2p7HhbVSYeylyL7zgSQWHjKBmHK3jr1jlc r1gUxaDoouCim5Wn1lISPqOZGJcbT+i8ru6MnNoGPb4rvRP6vdE7RBlae8Xr7KS+3WfJ XUW7yxV1q1dLMg/ykH3mBn4RQIX0X5J3wHSntOCGJOVm/Gr/WjDkLaGLYSQ9/Aa6g5FM yac1/KyOYXsJkUV544PVC1Ds2/8DEhz0FvinSWjFl+v4/YQwtoLB/7pjZZTX6TW6VS5q xo8Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@wdc.com header.s=dkim.wdc.com header.b=mhvN4XLZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=wdc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e15si689164edm.536.2020.10.28.16.31.31; Wed, 28 Oct 2020 16:31:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@wdc.com header.s=dkim.wdc.com header.b=mhvN4XLZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=wdc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390600AbgJ1X2l (ORCPT + 99 others); Wed, 28 Oct 2020 19:28:41 -0400 Received: from esa3.hgst.iphmx.com ([216.71.153.141]:20041 "EHLO esa3.hgst.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390570AbgJ1X2H (ORCPT ); Wed, 28 Oct 2020 19:28:07 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1603927687; x=1635463687; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=T95q1agPzK7zFnEUCbXsVyLrVC6P4VV5jmkHNG9b3Jw=; b=mhvN4XLZ+1IRzG86LvzcNK+tk/naHtLLk/JQeflCKezaUriFZwRN1WTE 3Ro+8vpowZ4d3sgzNSczrgPppvaWXCdy8/n/ov/xFLcG7gn+Yh9ySxm4Q OQ1I8R3xsGpxE+2P4Chp17oxvh4IhdyYgtlcsRqqhCavcOZmdgAoP0Gxp +iTv0I2/Bn7ph3jiyrUgD+wEWRjD260YrCFzuO8DRgGaL1wIIuP+yKjg3 UFd/LuWCe0k0CFV4cLktc8kjIQtqJSauFG2PoAKMzZt6yetbhB4FuOpHQ vyKv+5jTGMyPSxr9YhtCOIEztyK6p2EHmSEzd9EV8LGcZ34WrQPCMpLls Q==; IronPort-SDR: B1SUagJd6p3FeQqjrRWetj04XoiNIzWLQ2Ga8+FuYmqcOKWCP9Ty9yXvzCoSEa1qMv83vnmp0M RuJH1jKMSTHCRShdFO2YN3bb7WE+jCwhDbW6omHDigmOBPto/kZEjjoXuYx7uZfShQXBgBtgl6 8HgjjRkbkVvhfX8WiR7UhmS9q1s7TI0esMUKvos5ofC3Bbvs+hs22QcG4hliQx2E27mQAXAvIj dE5KX0MX+fvh2ftEeJtUh/pz9j+q71EEyLCAmXXYKnrz7jPhVVbehBa2FDAmBIHwzCKJNWBJaT CUg= X-IronPort-AV: E=Sophos;i="5.77,428,1596470400"; d="scan'208";a="155611423" Received: from uls-op-cesaip01.wdc.com (HELO uls-op-cesaep01.wdc.com) ([199.255.45.14]) by ob1.hgst.iphmx.com with ESMTP; 29 Oct 2020 07:28:06 +0800 IronPort-SDR: weRF6fg1LrbsdJeZgl+9RJYMiZWanFiFKSnAo2I0r7D5kvfOcFbjpz5PFg0nNgpBNUWmcv/16t MeV0OPaXjVYX0cVBLg/PuY5zsHrK2A47v/mc9ebCz5e0atjvBHAfAs7NTOc5eOj5VQ4vpilkm5 9ZlUeK/vCMs/doKI+EjyY/f8DejFg73Qtmf2UmU6xaCQljidD8NJHMWhMplLK8A3twBmDGvMkx ZuIeUO8K71//rY7McmawQQoJbHAW7/JCgURGQqP2DeGIk4DCQ+Q/pePPERjYptnD4Ra7ajA+K4 8//KzZWWilVIvGS3Yp3N6AWZ Received: from uls-op-cesaip01.wdc.com ([10.248.3.36]) by uls-op-cesaep01.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Oct 2020 16:14:23 -0700 IronPort-SDR: sdRoHQdPlyCEHZmgp8+a3JWtc/prLV6e8i85ZXglbSwulbo4SA+7TdtLwTiZ/xFLGk9GHzYAat 7ymi/80XcAZUkEwRsW3YcaCbzb7udiSB6YtB2QajVBilIxPeVcEJLJ6zeFHQ9pMlqb7i7StsZK m8byTaakphoH56tRhCTUF/+mgJ4XRz74nO8Q9rkf/jeCJpo/tsERC3RKNu2h062jABLSkQWFIP Kzy9M3CUAQnrZzEAxakgwl+uiheDdLvVUJWC7F4AeSTDd/DCdRqvyT7ZrWHzVp5gjcz7kebcQw Cbg= WDCIronportException: Internal Received: from myd002180.ad.shared (HELO jedi-01.hgst.com) ([10.86.60.107]) by uls-op-cesaip01.wdc.com with ESMTP; 28 Oct 2020 16:28:07 -0700 From: Atish Patra To: linux-kernel@vger.kernel.org Cc: Atish Patra , Albert Ou , Alistair Francis , Anup Patel , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, Palmer Dabbelt , Paul Walmsley , Rob Herring , padmarao.begari@microchip.com, Daire McNamara , Cyril.Jean@microchip.com Subject: [RFC PATCH 2/3] RISC-V: Initial DTS for Microchip ICICLE board Date: Wed, 28 Oct 2020 16:27:58 -0700 Message-Id: <20201028232759.1928479-3-atish.patra@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201028232759.1928479-1-atish.patra@wdc.com> References: <20201028232759.1928479-1-atish.patra@wdc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add initial DTS for Microchip ICICLE board having only essential devcies (clocks, sdhci, ethernet, serial, etc). Signed-off-by: Atish Patra --- arch/riscv/boot/dts/Makefile | 1 + arch/riscv/boot/dts/microchip/Makefile | 2 + .../microchip/microchip-icicle-kit-a000.dts | 313 ++++++++++++++++++ 3 files changed, 316 insertions(+) create mode 100644 arch/riscv/boot/dts/microchip/Makefile create mode 100644 arch/riscv/boot/dts/microchip/microchip-icicle-kit-a000.dts diff --git a/arch/riscv/boot/dts/Makefile b/arch/riscv/boot/dts/Makefile index ca1f8cbd78c0..3ea94ea0a18a 100644 --- a/arch/riscv/boot/dts/Makefile +++ b/arch/riscv/boot/dts/Makefile @@ -1,5 +1,6 @@ # SPDX-License-Identifier: GPL-2.0 subdir-y += sifive subdir-y += kendryte +subdir-y += microchip obj-$(CONFIG_BUILTIN_DTB) := $(addsuffix /, $(subdir-y)) diff --git a/arch/riscv/boot/dts/microchip/Makefile b/arch/riscv/boot/dts/microchip/Makefile new file mode 100644 index 000000000000..55ad77521304 --- /dev/null +++ b/arch/riscv/boot/dts/microchip/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_SOC_MICROCHIP_POLARFIRE) += microchip-icicle-kit-a000.dtb diff --git a/arch/riscv/boot/dts/microchip/microchip-icicle-kit-a000.dts b/arch/riscv/boot/dts/microchip/microchip-icicle-kit-a000.dts new file mode 100644 index 000000000000..5848920af55c --- /dev/null +++ b/arch/riscv/boot/dts/microchip/microchip-icicle-kit-a000.dts @@ -0,0 +1,313 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* Copyright (c) 2020 Microchip Technology Inc */ + +/dts-v1/; + +/* Clock frequency (in Hz) of the rtcclk */ +#define RTCCLK_FREQ 1000000 + +/ { + #address-cells = <2>; + #size-cells = <2>; + model = "Microchip PolarFire-SoC"; + compatible = "microchip,polarfire-soc"; + + chosen { + stdout-path = &serial0; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + timebase-frequency = ; + + cpu@0 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <128>; + i-cache-size = <16384>; + reg = <0>; + riscv,isa = "rv64imac"; + status = "disabled"; + + cpu0_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu@1 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <1>; + riscv,isa = "rv64imafdc"; + tlb-split; + status = "okay"; + + cpu1_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu@2 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <2>; + riscv,isa = "rv64imafdc"; + tlb-split; + status = "okay"; + + cpu2_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu@3 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <3>; + riscv,isa = "rv64imafdc"; + tlb-split; + status = "okay"; + + cpu3_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + + cpu@4 { + clock-frequency = <0>; + compatible = "sifive,rocket0", "riscv"; + d-cache-block-size = <64>; + d-cache-sets = <64>; + d-cache-size = <32768>; + d-tlb-sets = <1>; + d-tlb-size = <32>; + device_type = "cpu"; + i-cache-block-size = <64>; + i-cache-sets = <64>; + i-cache-size = <32768>; + i-tlb-sets = <1>; + i-tlb-size = <32>; + mmu-type = "riscv,sv39"; + reg = <4>; + riscv,isa = "rv64imafdc"; + tlb-split; + status = "okay"; + cpu4_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x0 0x40000000>; + clocks = <&clkcfg 26>; + }; + + soc { + #address-cells = <2>; + #size-cells = <2>; + compatible = "simple-bus"; + ranges; + + cache-controller@2010000 { + compatible = "sifive,fu540-c000-ccache", "cache"; + cache-block-size = <64>; + cache-level = <2>; + cache-sets = <1024>; + cache-size = <2097152>; + cache-unified; + interrupt-parent = <&plic>; + interrupts = <1 2 3>; + reg = <0x0 0x2010000 0x0 0x1000>; + }; + + clint@2000000 { + compatible = "riscv,clint0"; + reg = <0x0 0x2000000 0x0 0xC000>; + interrupts-extended = <&cpu0_intc 3 &cpu0_intc 7 + &cpu1_intc 3 &cpu1_intc 7 + &cpu2_intc 3 &cpu2_intc 7 + &cpu3_intc 3 &cpu3_intc 7 + &cpu4_intc 3 &cpu4_intc 7>; + }; + + plic: interrupt-controller@c000000 { + #interrupt-cells = <1>; + compatible = "sifive,plic-1.0.0"; + reg = <0x0 0xc000000 0x0 0x4000000>; + riscv,ndev = <53>; + interrupt-controller; + interrupts-extended = <&cpu0_intc 11 + &cpu1_intc 11 &cpu1_intc 9 + &cpu2_intc 11 &cpu2_intc 9 + &cpu3_intc 11 &cpu3_intc 9 + &cpu4_intc 11 &cpu4_intc 9>; + }; + + dma@3000000 { + compatible = "sifive,fu540-c000-pdma"; + reg = <0x0 0x3000000 0x0 0x8000>; + interrupt-parent = <&plic>; + interrupts = <23 24 25 26 27 28 29 30>; + #dma-cells = <1>; + }; + + refclk: refclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <600000000>; + clock-output-names = "msspllclk"; + }; + + clkcfg: clkcfg@20002000 { + compatible = "microchip,pfsoc-clkcfg"; + reg = <0x0 0x20002000 0x0 0x1000>; + reg-names = "mss_sysreg"; + clocks = <&refclk>; + #clock-cells = <1>; + clock-output-names = "cpuclk", "axiclk", "ahbclk", "ENVMclk", "MAC0clk", "MAC1clk", "MMCclk", "TIMERclk", "MMUART0clk", "MMUART1clk", "MMUART2clk", "MMUART3clk", "MMUART4clk", "SPI0clk", "SPI1clk", "I2C0clk", "I2C1clk", "CAN0clk", "CAN1clk", "USBclk", "RESERVED", "RTCclk", "QSPIclk", "GPIO0clk", "GPIO1clk", "GPIO2clk", "DDRCclk", "FIC0clk", "FIC1clk", "FIC2clk", "FIC3clk", "ATHENAclk", "CFMclk"; + }; + + serial0: serial@20000000 { + compatible = "ns16550a"; + reg = <0x0 0x20000000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <90>; + current-speed = <115200>; + clocks = <&clkcfg 8>; + status = "okay"; + }; + + serial1: serial@20100000 { + compatible = "ns16550a"; + reg = <0x0 0x20100000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <91>; + current-speed = <115200>; + clocks = <&clkcfg 9>; + status = "okay"; + }; + + serial2: serial@20102000 { + compatible = "ns16550a"; + reg = <0x0 0x20102000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <92>; + current-speed = <115200>; + clocks = <&clkcfg 10>; + status = "okay"; + }; + + serial3: serial@20104000 { + compatible = "ns16550a"; + reg = <0x0 0x20104000 0x0 0x400>; + reg-io-width = <4>; + reg-shift = <2>; + interrupt-parent = <&plic>; + interrupts = <93>; + current-speed = <115200>; + clocks = <&clkcfg 11>; + status = "okay"; + }; + + sdcard: sdhc@20008000 { + compatible = "cdns,sd4hc"; + reg = <0x0 0x20008000 0x0 0x1000>; + interrupt-parent = <&plic>; + interrupts = <88>; + pinctrl-names = "default"; + clocks = <&clkcfg 6>; + bus-width = <4>; + disable-wp; + no-1-8-v; + cap-mmc-highspeed; + cap-sd-highspeed; + card-detect-delay = <200>; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-sdr104; + max-frequency = <200000000>; + status = "okay"; + }; + + emac1: ethernet@20112000 { + compatible = "cdns,macb"; + reg = <0x0 0x20112000 0x0 0x2000>; + interrupt-parent = <&plic>; + interrupts = <70 71 72 73>; + mac-address = [56 34 12 00 FC 00]; + phy-mode = "sgmii"; + clocks = <&clkcfg 5>, <&clkcfg 2>; + clock-names = "pclk", "hclk"; + #address-cells = <1>; + #size-cells = <0>; + phy1: ethernet-phy@9 { + reg = <9>; + ti,fifo-depth = <0x01>; + }; + }; + + uio_axi_lsram@2030000000 { + compatible = "generic-uio"; + reg = <0x20 0x30000000 0 0x80000000 >; + status = "okay"; + }; + }; +}; -- 2.25.1