Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp267138pxx; Thu, 29 Oct 2020 02:01:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxM0BpK9W6mM9JXY4ghqS1Qg8J+I411Css980p69dhLh3UURtHfWoOnYaVGkewNn73ZhDL0 X-Received: by 2002:a17:906:c20f:: with SMTP id d15mr2926725ejz.341.1603962098489; Thu, 29 Oct 2020 02:01:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603962098; cv=none; d=google.com; s=arc-20160816; b=N5KXyeurAQeMAQTFh4kKhEMMyEHLJqtGbLoNlMWRcI6OCWMj1aPm7S7w7a+hJ99KMo PFNu9BwWMvlJ7O3qZjGMFkC+K6egOwo0r+06k/FD1pOdFzsoymB3WGHni8g6oAsUliKv yDu0p4oGOZN8UUvbIJVDsACo2ZeLYCKM3+8PAUPQ+8ceENBewW7J+oB4XdCiRzl8/BfW cgbUfCKdsttAfoGxyTlOBus3AVufUgiCQLn6wtPavZtof8BDn84nCNPrZGkfu5hEQvQF T+4GRJC0GbibvK5xU99ft383ua/G7C7rbCMMcyxFwgg5JPExEa99tc+PKGYMzb6fcfEa Xb8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:ironport-sdr:ironport-sdr; bh=2tOdYFVwLijY34ws7Aed+knVwNRDUWPE+xH/d8UPAYs=; b=cG2ZvDMx8HRPl7F5TakkX3HsMdh9EUxiBZNdk5oiKzeDA2fEyyN3LVWw709H30sxQT HHBnJEFjaLjYdSq8gys2pjqtoq2B/Hk2CeohosGJ2ps/m6VHz8yuDfEri0fjpo2K1B1R DbuO3vWWHvaqsioJsfhFMiYOz/Ga+Jx1O8U4lQ6yF02C3DlnxkhYp3ik/t6Fzw9ahy82 Wjjrksnp9XV5yJ6yEFADW3cxiBQBkCuj8u2UFdR0vrnN7VEy96B49SOaJQLeaaNjln+M QPt/X49wruHX7+vZuZkNiO6OLxvJI9nXhvYw36ArsKU5NPE18R/9QBKbQCwxTnW8MfX3 NW5A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id lz6si574230ejb.116.2020.10.29.02.01.16; Thu, 29 Oct 2020 02:01:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726957AbgJ2HYv (ORCPT + 99 others); Thu, 29 Oct 2020 03:24:51 -0400 Received: from mga09.intel.com ([134.134.136.24]:31205 "EHLO mga09.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726754AbgJ2HYf (ORCPT ); Thu, 29 Oct 2020 03:24:35 -0400 IronPort-SDR: nPjjZSaxiElrJoY9dwW2yN7zdIctwT4bSMo2t1hSVoHHhEJHniZwV7uaatF0pRJVJnUF8/Hesh kEWd8zTMN5xA== X-IronPort-AV: E=McAfee;i="6000,8403,9788"; a="168516528" X-IronPort-AV: E=Sophos;i="5.77,429,1596524400"; d="scan'208";a="168516528" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga004.jf.intel.com ([10.7.209.38]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Oct 2020 23:20:24 -0700 IronPort-SDR: tZE6mmXUXYZjmK5aDnlo6P1wOk6y6+RhyQw2MA2agTbm9nmDfmuKrvQIiB3twv0xOXFZoe3lqy t36ePvgQucPQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.77,429,1596524400"; d="scan'208";a="469015690" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by orsmga004.jf.intel.com with ESMTP; 28 Oct 2020 23:20:20 -0700 From: "Ramuthevar,Vadivel MuruganX" To: broonie@kernel.org, vigneshr@ti.com, tudor.ambarus@microchip.com, linux-kernel@vger.kernel.org, linux-spi@vger.kernel.org, robh+dt@kernel.org Cc: devicetree@vger.kernel.org, miquel.raynal@bootlin.com, simon.k.r.goldschmidt@gmail.com, dinguyen@kernel.org, richard@nod.at, cheol.yong.kim@intel.com, qi-ming.wu@intel.com, Ramuthevar Vadivel Murugan Subject: [PATCH v5 1/6] spi: cadence-quadspi: Add QSPI support for Intel LGM SoC Date: Thu, 29 Oct 2020 14:20:09 +0800 Message-Id: <20201029062014.27620-2-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20201029062014.27620-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20201029062014.27620-1-vadivel.muruganx.ramuthevar@linux.intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ramuthevar Vadivel Murugan Add QSPI controller support for Intel LGM SoC. Signed-off-by: Ramuthevar Vadivel Murugan --- drivers/spi/Kconfig | 2 +- drivers/spi/spi-cadence-quadspi.c | 3 +++ 2 files changed, 4 insertions(+), 1 deletion(-) diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig index d2c976e55b8b..926da61eee5a 100644 --- a/drivers/spi/Kconfig +++ b/drivers/spi/Kconfig @@ -203,7 +203,7 @@ config SPI_CADENCE config SPI_CADENCE_QUADSPI tristate "Cadence Quad SPI controller" - depends on OF && (ARM || ARM64 || COMPILE_TEST) + depends on OF && (ARM || ARM64 || X86 || COMPILE_TEST) help Enable support for the Cadence Quad SPI Flash controller. diff --git a/drivers/spi/spi-cadence-quadspi.c b/drivers/spi/spi-cadence-quadspi.c index 40938cf3806d..d7b10c46fa70 100644 --- a/drivers/spi/spi-cadence-quadspi.c +++ b/drivers/spi/spi-cadence-quadspi.c @@ -1401,6 +1401,9 @@ static const struct of_device_id cqspi_dt_ids[] = { .compatible = "ti,am654-ospi", .data = &am654_ospi, }, + { + .compatible = "intel,lgm-qspi", + }, { /* end of table */ } }; -- 2.11.0