Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: qYZO8NAkHrLiE9dYxqBX0iYfmCGULKa8M17gGc/AYV28gqxlOw+Oli4IO7sgPza2ajqAZLz6lH
 UzGMJrulEaUw==
IronPort-SDR: dAeCCIfJdhGYZa++tV/qMn+Mhzqfm3IuejwD0V/iyyRsdyrxgeJVMCQny7evXKE7HmggvhfG0G
 bpqA3SOJ4OoA==
Date:   Thu, 29 Oct 2020 10:08:27 +0200
From:   Mika Westerberg <mika.westerberg@linux.intel.com>
To:     Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Cc:     linux-kernel@vger.kernel.org,
        Linus Walleij <linus.walleij@linaro.org>
Subject: Re: [PATCH v1] pinctrl: intel: Add Intel Alder Lake pin controller
 support
Message-ID: <20201029080827.GN2495@lahna.fi.intel.com>
References: <20201026192552.20903-1-andriy.shevchenko@linux.intel.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20201026192552.20903-1-andriy.shevchenko@linux.intel.com>
Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
Precedence: bulk

Hi,

I think the $subject should say "Alder Lake-S" as this is for -S
variant.

On Mon, Oct 26, 2020 at 09:25:52PM +0200, Andy Shevchenko wrote:
> This driver adds pinctrl/GPIO support for Intel Alder Lake SoC. The
> GPIO controller is based on the next generation GPIO hardware but still
> compatible with the one supported by the Intel core pinctrl/GPIO driver.
> 
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> ---
>  drivers/pinctrl/intel/Kconfig             |   9 +
>  drivers/pinctrl/intel/Makefile            |   1 +
>  drivers/pinctrl/intel/pinctrl-alderlake.c | 437 ++++++++++++++++++++++
>  3 files changed, 447 insertions(+)
>  create mode 100644 drivers/pinctrl/intel/pinctrl-alderlake.c
> 
> diff --git a/drivers/pinctrl/intel/Kconfig b/drivers/pinctrl/intel/Kconfig
> index b9d78a4187e0..98494c8fdaf8 100644
> --- a/drivers/pinctrl/intel/Kconfig
> +++ b/drivers/pinctrl/intel/Kconfig
> @@ -70,6 +70,14 @@ config PINCTRL_INTEL
>  	select GPIOLIB
>  	select GPIOLIB_IRQCHIP
>  
> +config PINCTRL_ALDERLAKE
> +	tristate "Intel Alder Lake pinctrl and GPIO driver"
> +	depends on ACPI
> +	select PINCTRL_INTEL
> +	help
> +	  This pinctrl driver provides an interface that allows configuring
> +	  of Intel Alder Lake PCH pins and using them as GPIOs.
> +
>  config PINCTRL_BROXTON
>  	tristate "Intel Broxton pinctrl and GPIO driver"
>  	depends on ACPI
> @@ -158,4 +166,5 @@ config PINCTRL_TIGERLAKE
>  	help
>  	  This pinctrl driver provides an interface that allows configuring
>  	  of Intel Tiger Lake PCH pins and using them as GPIOs.
> +

Is this intentional ws change?

>  endif

Otherwise looks good to me.