Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp556198pxx; Thu, 29 Oct 2020 08:52:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzQkTbt7zW4hCZ6Ke7nMGskUn7G3hMX9tGPjJ9EM5bH44ek2Prkn55uVtiqlpK72JZ8DtKy X-Received: by 2002:a50:a454:: with SMTP id v20mr4583345edb.98.1603986729925; Thu, 29 Oct 2020 08:52:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603986729; cv=none; d=google.com; s=arc-20160816; b=hHVZOp9rOXS8XDi0WNrYx5CRld2ZUNHqE9Fz1P6aIW0lbKvKIbJRfWFIs/NJ0uhkK6 ywHTIRCOG9xQYgEYuF/VCZ1PLM+2sYnjwK+jcemeiJz8lJwVfOlBSLUu0ki9TQIdlcJA fT5Riu5xWLcKlgfCCCeymx0XKFnYs7VN2rkJEsNpkCYMj3VtIKr/L5gAFrKgoiM4I0ZF qK3uaKyodI5S8DkIhSxx4CQMHpPPYV0JemSffNwQYCWjlhPbi8bFVi6MqzZ84J+GwCLk SM0NnLchagn236N1p4dn5fsy8hXbYeD5Rz+YRwzhwtLae+z9iyvvEuTAuliWzHPmOQ8f MzrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :to:subject:dkim-signature; bh=yx924laL+2dSQiFXPO5IDlCBfNSUFyLFfjlG/JFXDyg=; b=cAI9oEBqr3sh3HYELnVcmfIk6vbtCku5LmcbgRsP1MjBkrqPFlUveE1Ew/AvGP/Jjj YH+GCry/t6NaNlBScMYfH6prJZIn47k8O+q0MWg7dRKZomslSXgp6bTyWowJBI1pwy4P mQJcKG4QJoB19OJBFOCMkzE3Fm/rcv3lCzlRRg9TPiqSTxxk5SD2x4IcfDEk3iz+EdTH YP419IA6+w7wggXk9BXwjzrIwDh9x1+N9rsR3WOzmU9/8JaRRos2Ai8lmGQdANi+Dx31 b5bijPD5JE0yQPIsQiAdeFZN9AfKxrZdPOwxwb7UuFh2+hKK/soagmvxPRonolLKs4gC SZKw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ZT5C5aij; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b3si2172514ejz.322.2020.10.29.08.51.46; Thu, 29 Oct 2020 08:52:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ZT5C5aij; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728239AbgJ2PuM (ORCPT + 99 others); Thu, 29 Oct 2020 11:50:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49506 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727832AbgJ2PuM (ORCPT ); Thu, 29 Oct 2020 11:50:12 -0400 Received: from mail-wr1-x442.google.com (mail-wr1-x442.google.com [IPv6:2a00:1450:4864:20::442]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 26C44C0613D2; Thu, 29 Oct 2020 08:50:12 -0700 (PDT) Received: by mail-wr1-x442.google.com with SMTP id n15so3340545wrq.2; Thu, 29 Oct 2020 08:50:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=subject:to:references:from:message-id:date:user-agent:mime-version :in-reply-to:content-language:content-transfer-encoding; bh=yx924laL+2dSQiFXPO5IDlCBfNSUFyLFfjlG/JFXDyg=; b=ZT5C5aijJ/bsC4+ciWuGNDKmbMjKBnxrywASYbOF+3BK2lDrd+7lOZ6WcwnpUVbCwf 8X5Pzg8abQJwwOv1R66VahU7NUN/AAhdUiO/Gif1D9meYz772ty72g7/bveoSLU4QlDr 9zxoVAZjAYxNu96Cc09CniDBJ4kv6r/mtZu0lRFgo+LYwyLuxkAyD2s+T+FE34xMTQ1V BgQ899b7eLv5etFlSruaaZQEraGqhqSHJUNr8reduKtObhmtr8j4BE1uT/1c+TL7rFtW n2KqvAENahDAAEt+AYovdoSQDmAV9Rd8jMYrpf1jP8j3Hn6xKC2dPQTIMHTOV+QWAiyP QeSQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=yx924laL+2dSQiFXPO5IDlCBfNSUFyLFfjlG/JFXDyg=; b=E29zTH9wBPDr1vNnBL0RXgwjIK6opxh/tnj97ZK42KVOqFesQOWf6ESyYYHesApp3s cfec9xebf/tJH2IYuAxNR1R9Of1Ep9T2sGToPAATNKxiaXTh6nK/tVmH3hP7TYy4fIv/ aeg7fQyJDCJ+CdsTcLlguDLPxK5FJdl7xa7RLrlNG+Q9zaup+/gnPCM516SPMTvN2vPO En8latIHO3DyvPgh9h0G+i38l2wo+GYiQi00S2PGRBINsGKsWUHmzuK22JGpbe8nN2XV BGkcZzn5DIz6qCeAzrginSn15ATU13sKfTwbldW0vO7clYU9P0fKalWn0cFP57jnMpm4 SdPQ== X-Gm-Message-State: AOAM531oih0ELEaMBZY2DdlhObGe0Yre10Mj9niFTMPyBnBTJ6IXhbIN 9yecIeIawsR6NCDEpIKp4o0= X-Received: by 2002:a5d:4103:: with SMTP id l3mr6478002wrp.260.1603986610762; Thu, 29 Oct 2020 08:50:10 -0700 (PDT) Received: from ziggy.stardust ([213.195.117.206]) by smtp.gmail.com with ESMTPSA id u15sm5913430wrm.77.2020.10.29.08.50.09 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 29 Oct 2020 08:50:10 -0700 (PDT) Subject: Re: [PATCH v5 1/1] arm64: dts: Add Mediatek SoC MT8192 and evaluation board dts and Makefile To: Seiya Wang , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, srv_heupstream@mediatek.com References: <20201027102652.12806-1-seiya.wang@mediatek.com> <20201027102652.12806-2-seiya.wang@mediatek.com> From: Matthias Brugger Message-ID: <5695b5cb-c57d-f6de-27b7-e9c2de6a088d@gmail.com> Date: Thu, 29 Oct 2020 16:50:08 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.12.0 MIME-Version: 1.0 In-Reply-To: <20201027102652.12806-2-seiya.wang@mediatek.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 27/10/2020 11:26, Seiya Wang wrote: > Add basic chip support for Mediatek MT8192 > > Signed-off-by: Seiya Wang Pushed to v5.10-next/dts64 Thanks! > --- > arch/arm64/boot/dts/mediatek/Makefile | 1 + > arch/arm64/boot/dts/mediatek/mt8192-evb.dts | 29 ++ > arch/arm64/boot/dts/mediatek/mt8192.dtsi | 513 ++++++++++++++++++++++++++++ > 3 files changed, 543 insertions(+) > create mode 100644 arch/arm64/boot/dts/mediatek/mt8192-evb.dts > create mode 100644 arch/arm64/boot/dts/mediatek/mt8192.dtsi > > diff --git a/arch/arm64/boot/dts/mediatek/Makefile b/arch/arm64/boot/dts/mediatek/Makefile > index 3ee682c266cc..b431ee2d6cac 100644 > --- a/arch/arm64/boot/dts/mediatek/Makefile > +++ b/arch/arm64/boot/dts/mediatek/Makefile > @@ -12,4 +12,5 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += mt8173-elm-hana-rev7.dtb > dtb-$(CONFIG_ARCH_MEDIATEK) += mt8173-evb.dtb > dtb-$(CONFIG_ARCH_MEDIATEK) += mt8183-evb.dtb > dtb-$(CONFIG_ARCH_MEDIATEK) += mt8183-kukui-krane-sku176.dtb > +dtb-$(CONFIG_ARCH_MEDIATEK) += mt8192-evb.dtb > dtb-$(CONFIG_ARCH_MEDIATEK) += mt8516-pumpkin.dtb > diff --git a/arch/arm64/boot/dts/mediatek/mt8192-evb.dts b/arch/arm64/boot/dts/mediatek/mt8192-evb.dts > new file mode 100644 > index 000000000000..0205837fa698 > --- /dev/null > +++ b/arch/arm64/boot/dts/mediatek/mt8192-evb.dts > @@ -0,0 +1,29 @@ > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > +/* > + * Copyright (C) 2020 MediaTek Inc. > + * Author: Seiya Wang > + */ > +/dts-v1/; > +#include "mt8192.dtsi" > + > +/ { > + model = "MediaTek MT8192 evaluation board"; > + compatible = "mediatek,mt8192-evb", "mediatek,mt8192"; > + > + aliases { > + serial0 = &uart0; > + }; > + > + chosen { > + stdout-path = "serial0:921600n8"; > + }; > + > + memory@40000000 { > + device_type = "memory"; > + reg = <0 0x40000000 0 0x80000000>; > + }; > +}; > + > +&uart0 { > + status = "okay"; > +}; > diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi > new file mode 100644 > index 000000000000..648f0f269b8b > --- /dev/null > +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi > @@ -0,0 +1,513 @@ > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > +/* > + * Copyright (C) 2020 MediaTek Inc. > + * Author: Seiya Wang > + */ > + > +/dts-v1/; > +#include > +#include > +#include > +#include > + > +/ { > + compatible = "mediatek,mt8192"; > + interrupt-parent = <&gic>; > + #address-cells = <2>; > + #size-cells = <2>; > + > + clk26m: oscillator0 { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-frequency = <26000000>; > + clock-output-names = "clk26m"; > + }; > + > + clk32k: oscillator1 { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-frequency = <32768>; > + clock-output-names = "clk32k"; > + }; > + > + cpus { > + #address-cells = <1>; > + #size-cells = <0>; > + > + cpu0: cpu@0 { > + device_type = "cpu"; > + compatible = "arm,cortex-a55"; > + reg = <0x000>; > + enable-method = "psci"; > + clock-frequency = <1701000000>; > + next-level-cache = <&l2_0>; > + capacity-dmips-mhz = <530>; > + }; > + > + cpu1: cpu@100 { > + device_type = "cpu"; > + compatible = "arm,cortex-a55"; > + reg = <0x100>; > + enable-method = "psci"; > + clock-frequency = <1701000000>; > + next-level-cache = <&l2_0>; > + capacity-dmips-mhz = <530>; > + }; > + > + cpu2: cpu@200 { > + device_type = "cpu"; > + compatible = "arm,cortex-a55"; > + reg = <0x200>; > + enable-method = "psci"; > + clock-frequency = <1701000000>; > + next-level-cache = <&l2_0>; > + capacity-dmips-mhz = <530>; > + }; > + > + cpu3: cpu@300 { > + device_type = "cpu"; > + compatible = "arm,cortex-a55"; > + reg = <0x300>; > + enable-method = "psci"; > + clock-frequency = <1701000000>; > + next-level-cache = <&l2_0>; > + capacity-dmips-mhz = <530>; > + }; > + > + cpu4: cpu@400 { > + device_type = "cpu"; > + compatible = "arm,cortex-a76"; > + reg = <0x400>; > + enable-method = "psci"; > + clock-frequency = <2171000000>; > + next-level-cache = <&l2_1>; > + capacity-dmips-mhz = <1024>; > + }; > + > + cpu5: cpu@500 { > + device_type = "cpu"; > + compatible = "arm,cortex-a76"; > + reg = <0x500>; > + enable-method = "psci"; > + clock-frequency = <2171000000>; > + next-level-cache = <&l2_1>; > + capacity-dmips-mhz = <1024>; > + }; > + > + cpu6: cpu@600 { > + device_type = "cpu"; > + compatible = "arm,cortex-a76"; > + reg = <0x600>; > + enable-method = "psci"; > + clock-frequency = <2171000000>; > + next-level-cache = <&l2_1>; > + capacity-dmips-mhz = <1024>; > + }; > + > + cpu7: cpu@700 { > + device_type = "cpu"; > + compatible = "arm,cortex-a76"; > + reg = <0x700>; > + enable-method = "psci"; > + clock-frequency = <2171000000>; > + next-level-cache = <&l2_1>; > + capacity-dmips-mhz = <1024>; > + }; > + > + cpu-map { > + cluster0 { > + core0 { > + cpu = <&cpu0>; > + }; > + core1 { > + cpu = <&cpu1>; > + }; > + core2 { > + cpu = <&cpu2>; > + }; > + core3 { > + cpu = <&cpu3>; > + }; > + }; > + > + cluster1 { > + core0 { > + cpu = <&cpu4>; > + }; > + core1 { > + cpu = <&cpu5>; > + }; > + core2 { > + cpu = <&cpu6>; > + }; > + core3 { > + cpu = <&cpu7>; > + }; > + }; > + }; > + > + l2_0: l2-cache0 { > + compatible = "cache"; > + next-level-cache = <&l3_0>; > + }; > + > + l2_1: l2-cache1 { > + compatible = "cache"; > + next-level-cache = <&l3_0>; > + }; > + > + l3_0: l3-cache { > + compatible = "cache"; > + }; > + }; > + > + pmu-a55 { > + compatible = "arm,cortex-a55-pmu"; > + interrupt-parent = <&gic>; > + interrupts = ; > + }; > + > + pmu-a76 { > + compatible = "arm,cortex-a76-pmu"; > + interrupt-parent = <&gic>; > + interrupts = ; > + }; > + > + psci { > + compatible = "arm,psci-1.0"; > + method = "smc"; > + }; > + > + timer: timer { > + compatible = "arm,armv8-timer"; > + interrupt-parent = <&gic>; > + interrupts = , > + , > + , > + ; > + clock-frequency = <13000000>; > + }; > + > + soc { > + #address-cells = <2>; > + #size-cells = <2>; > + compatible = "simple-bus"; > + ranges; > + > + gic: interrupt-controller@c000000 { > + compatible = "arm,gic-v3"; > + #interrupt-cells = <4>; > + #redistributor-regions = <1>; > + interrupt-parent = <&gic>; > + interrupt-controller; > + reg = <0 0x0c000000 0 0x40000>, > + <0 0x0c040000 0 0x200000>; > + interrupts = ; > + > + ppi-partitions { > + ppi_cluster0: interrupt-partition-0 { > + affinity = <&cpu0 &cpu1 &cpu2 &cpu3>; > + }; > + ppi_cluster1: interrupt-partition-1 { > + affinity = <&cpu4 &cpu5 &cpu6 &cpu7>; > + }; > + }; > + }; > + > + pio: pinctrl@10005000 { > + compatible = "mediatek,mt8192-pinctrl"; > + reg = <0 0x10005000 0 0x1000>, > + <0 0x11c20000 0 0x1000>, > + <0 0x11d10000 0 0x1000>, > + <0 0x11d30000 0 0x1000>, > + <0 0x11d40000 0 0x1000>, > + <0 0x11e20000 0 0x1000>, > + <0 0x11e70000 0 0x1000>, > + <0 0x11ea0000 0 0x1000>, > + <0 0x11f20000 0 0x1000>, > + <0 0x11f30000 0 0x1000>, > + <0 0x1000b000 0 0x1000>; > + reg-names = "iocfg0", "iocfg_rm", "iocfg_bm", > + "iocfg_bl", "iocfg_br", "iocfg_lm", > + "iocfg_lb", "iocfg_rt", "iocfg_lt", > + "iocfg_tl", "eint"; > + gpio-controller; > + #gpio-cells = <2>; > + gpio-ranges = <&pio 0 0 220>; > + interrupt-controller; > + interrupts = ; > + #interrupt-cells = <2>; > + }; > + > + systimer: timer@10017000 { > + compatible = "mediatek,mt8192-timer", > + "mediatek,mt6765-timer"; > + reg = <0 0x10017000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_CSW_F26M_D2>; > + clock-names = "clk13m"; > + }; > + > + uart0: serial@11002000 { > + compatible = "mediatek,mt8192-uart", > + "mediatek,mt6577-uart"; > + reg = <0 0x11002000 0 0x1000>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "baud", "bus"; > + status = "disabled"; > + }; > + > + uart1: serial@11003000 { > + compatible = "mediatek,mt8192-uart", > + "mediatek,mt6577-uart"; > + reg = <0 0x11003000 0 0x1000>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "baud", "bus"; > + status = "disabled"; > + }; > + > + spi0: spi@1100a000 { > + compatible = "mediatek,mt8192-spi", > + "mediatek,mt6765-spi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0 0x1100a000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, > + <&topckgen CLK_TOP_SPI_SEL>, > + <&infracfg CLK_INFRA_SPI0>; > + clock-names = "parent-clk", "sel-clk", "spi-clk"; > + status = "disabled"; > + }; > + > + spi1: spi@11010000 { > + compatible = "mediatek,mt8192-spi", > + "mediatek,mt6765-spi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0 0x11010000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, > + <&topckgen CLK_TOP_SPI_SEL>, > + <&infracfg CLK_INFRA_SPI1>; > + clock-names = "parent-clk", "sel-clk", "spi-clk"; > + status = "disabled"; > + }; > + > + spi2: spi@11012000 { > + compatible = "mediatek,mt8192-spi", > + "mediatek,mt6765-spi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0 0x11012000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, > + <&topckgen CLK_TOP_SPI_SEL>, > + <&infracfg CLK_INFRA_SPI2>; > + clock-names = "parent-clk", "sel-clk", "spi-clk"; > + status = "disabled"; > + }; > + > + spi3: spi@11013000 { > + compatible = "mediatek,mt8192-spi", > + "mediatek,mt6765-spi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0 0x11013000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, > + <&topckgen CLK_TOP_SPI_SEL>, > + <&infracfg CLK_INFRA_SPI3>; > + clock-names = "parent-clk", "sel-clk", "spi-clk"; > + status = "disabled"; > + }; > + > + spi4: spi@11018000 { > + compatible = "mediatek,mt8192-spi", > + "mediatek,mt6765-spi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0 0x11018000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, > + <&topckgen CLK_TOP_SPI_SEL>, > + <&infracfg CLK_INFRA_SPI4>; > + clock-names = "parent-clk", "sel-clk", "spi-clk"; > + status = "disabled"; > + }; > + > + spi5: spi@11019000 { > + compatible = "mediatek,mt8192-spi", > + "mediatek,mt6765-spi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0 0x11019000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, > + <&topckgen CLK_TOP_SPI_SEL>, > + <&infracfg CLK_INFRA_SPI5>; > + clock-names = "parent-clk", "sel-clk", "spi-clk"; > + status = "disabled"; > + }; > + > + spi6: spi@1101d000 { > + compatible = "mediatek,mt8192-spi", > + "mediatek,mt6765-spi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0 0x1101d000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, > + <&topckgen CLK_TOP_SPI_SEL>, > + <&infracfg CLK_INFRA_SPI6>; > + clock-names = "parent-clk", "sel-clk", "spi-clk"; > + status = "disabled"; > + }; > + > + spi7: spi@1101e000 { > + compatible = "mediatek,mt8192-spi", > + "mediatek,mt6765-spi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0 0x1101e000 0 0x1000>; > + interrupts = ; > + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, > + <&topckgen CLK_TOP_SPI_SEL>, > + <&infracfg CLK_INFRA_SPI7>; > + clock-names = "parent-clk", "sel-clk", "spi-clk"; > + status = "disabled"; > + }; > + > + i2c3: i2c3@11cb0000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11cb0000 0 0x1000>, > + <0 0x10217300 0 0x80>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c7: i2c7@11d00000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11d00000 0 0x1000>, > + <0 0x10217600 0 0x180>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c8: i2c8@11d01000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11d01000 0 0x1000>, > + <0 0x10217780 0 0x180>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c9: i2c9@11d02000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11d02000 0 0x1000>, > + <0 0x10217900 0 0x180>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c1: i2c1@11d20000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11d20000 0 0x1000>, > + <0 0x10217100 0 0x80>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c2: i2c2@11d21000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11d21000 0 0x1000>, > + <0 0x10217180 0 0x180>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c4: i2c4@11d22000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11d22000 0 0x1000>, > + <0 0x10217380 0 0x180>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c5: i2c5@11e00000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11e00000 0 0x1000>, > + <0 0x10217500 0 0x80>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c0: i2c0@11f00000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11f00000 0 0x1000>, > + <0 0x10217080 0 0x80>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > + i2c6: i2c6@11f01000 { > + compatible = "mediatek,mt8192-i2c"; > + reg = <0 0x11f01000 0 0x1000>, > + <0 0x10217580 0 0x80>; > + interrupts = ; > + clocks = <&clk26m>, <&clk26m>; > + clock-names = "main", "dma"; > + clock-div = <1>; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + }; > +}; >