Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp706641pxx; Thu, 29 Oct 2020 12:25:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxxN2uiaOK4Me8N+dUAadgUle87dhb275hQrHl0OCrUorzsiRnnFCGI8RrMlna0pS3IMCGa X-Received: by 2002:a17:906:7096:: with SMTP id b22mr5876340ejk.335.1603999557373; Thu, 29 Oct 2020 12:25:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603999557; cv=none; d=google.com; s=arc-20160816; b=Hsjj3QNNjdzdJGP7E7CCpfzhs5AdocO2UoUeEvAXSdCyIr4brhjqeD6p8ezGVZ7g57 SBv3Gt40aXQxxJPp2phYi310KPWk6HGeAuRaY+Y5VrMBygwpO0vgBhSniWH5ulcMOpiW tMndQEtIgkRZGYOwEm2uWhLPv0IkNkQcIdWDqiCEzXnYSmGJwsfi6jwtGgpgRJdxeO85 8Zt0Vsap/FJwNqW240zAYxWYejOGdd+yXwfv4sVutfaKX5iKhrfB6Uo+DDDCN4ifnmOS H5b7fJQMhkHeuLxaKAq9xZimlz0nwFZFrUMOhahTjz25HValLUK9kirKn9pma1LPT4YH RFeQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=1n9igp9JpMCDmw3Htn3sCe03aBa5FsuZyoo9UCr5mDU=; b=wDg4qGp3l7bLO1B/Af2yCx/zPtqSh6UCn6/1v4yNplxVqixF8CG45TRA765x+w12mL tg8oEG9MDoX4etQHfLGy6BUfejAOVdsy/mLoJEtlXQXmSnFwbTgAPpTqGQePBFKdgHhp PtVktb42apQjP+jhOZwnPDRP4kAL/IUnLf7/GsimupWjdGwfhNdXcQtnCgCqLKTSf8qk YDroj2bUFW1uiagv2T18JxCthjgHRE6RfoP+nmrv3wYIhgvt0qko4ApFE+hP93Cm+rj4 bBrHjAr/2RxervVcTJbKQC0t1QKJDNhY0asLGZgwVn04qvKU/eB/LMfE4bfC7POBf4Nb Y+WQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@atishpatra.org header.s=google header.b=d7qWRfav; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b8si2704115edn.129.2020.10.29.12.25.34; Thu, 29 Oct 2020 12:25:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@atishpatra.org header.s=google header.b=d7qWRfav; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725912AbgJ2TWX (ORCPT + 99 others); Thu, 29 Oct 2020 15:22:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54572 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725819AbgJ2TVx (ORCPT ); Thu, 29 Oct 2020 15:21:53 -0400 Received: from mail-io1-xd44.google.com (mail-io1-xd44.google.com [IPv6:2607:f8b0:4864:20::d44]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 691FDC0613CF for ; Thu, 29 Oct 2020 12:21:53 -0700 (PDT) Received: by mail-io1-xd44.google.com with SMTP id b15so4770564iod.13 for ; Thu, 29 Oct 2020 12:21:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=atishpatra.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=1n9igp9JpMCDmw3Htn3sCe03aBa5FsuZyoo9UCr5mDU=; b=d7qWRfavXHhDBTFzOTbcUZUq4Q8dq84N0UzC8ppy7y0rAwWBn7lX8xv0IBh9WX2py7 KrZtvPaH3gGTvrablaDZHX5PeJ0q3kS9dfnujqIMb/iQZ+CF99LKp42J6O9EEaLFInlR USTmDl0ZApG+pOA3Pkm+2iVS6w0Lgbs7NqcWw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=1n9igp9JpMCDmw3Htn3sCe03aBa5FsuZyoo9UCr5mDU=; b=q0ArZR4v4Gyq8FawIPK3afS+ekAyX8MAV7Fmk3oozIHPGDhjmb9msCSgi8jPO65fyF sUYcFtmoQYqNnB5fsholaPUpaF7uUtwf+6CESx1Cjg5dGczjpGwIXe3T/ORdC4rFuPEs PqEaXy9sQJwPMcGoHX0C9SQ2z4+TaHZkeTPmQnjztVI/T2PlaMBVxPgXkmVRdBmvhe1K YiCDL5dsM/cYJztCfG/dNMG7voHJ8nuhwfbjJ8a5yh4A/zo6nKFy/MGV35Rzh3SeI+s1 bDKtF56mcuzOFB4cpzvSJiRzC9rUP3JxRRzXDbqH5RPAVEo9g2/OojIIWe3f1N5yRocy O57A== X-Gm-Message-State: AOAM5338hCxEfnQF+di+48PIcRphyLH0fOhISvsjpk2ywuK+qkXfMAKs mif0CxO52ueL7DQqaRcok1l+eYc9lcSpeYjimTY9 X-Received: by 2002:a02:a395:: with SMTP id y21mr5103677jak.58.1603999312750; Thu, 29 Oct 2020 12:21:52 -0700 (PDT) MIME-Version: 1.0 References: <20201026230254.911912-1-atish.patra@wdc.com> <20201026230254.911912-6-atish.patra@wdc.com> <20201027104545.GM1154158@kernel.org> In-Reply-To: <20201027104545.GM1154158@kernel.org> From: Atish Patra Date: Thu, 29 Oct 2020 12:21:41 -0700 Message-ID: Subject: Re: [PATCH v2 5/6] RISC-V: Protect .init.text & .init.data To: Mike Rapoport Cc: Atish Patra , Albert Ou , Kees Cook , Anup Patel , "linux-kernel@vger.kernel.org List" , linux-riscv , Palmer Dabbelt , Zong Li , Paul Walmsley , Greentime Hu , Andrew Morton , Borislav Petkov , Michel Lespinasse , Ard Biesheuvel Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Oct 27, 2020 at 3:46 AM Mike Rapoport wrote: > > On Mon, Oct 26, 2020 at 04:02:53PM -0700, Atish Patra wrote: > > Currently, .init.text & .init.data are intermixed which makes it impossible > > apply different permissions to them. .init.data shouldn't need exec > > permissions while .init.text shouldn't have write permission. > > > > Keep them in separate sections so that different permissions are applied to > > each section. This improves the kernel protection under > > CONFIG_STRICT_KERNEL_RWX. We also need to restore the permissions for the > > entire _init section after it is freed so that those pages can be used for > > other purpose. > > > > Signed-off-by: Atish Patra > > --- > > arch/riscv/include/asm/sections.h | 2 ++ > > arch/riscv/include/asm/set_memory.h | 2 ++ > > arch/riscv/kernel/setup.c | 9 +++++ > > arch/riscv/kernel/vmlinux.lds.S | 51 ++++++++++++++++------------- > > arch/riscv/mm/init.c | 8 ++++- > > arch/riscv/mm/pageattr.c | 6 ++++ > > 6 files changed, 54 insertions(+), 24 deletions(-) > > > > diff --git a/arch/riscv/include/asm/sections.h b/arch/riscv/include/asm/sections.h > > index 3a9971b1210f..1595c5b60cfd 100644 > > --- a/arch/riscv/include/asm/sections.h > > +++ b/arch/riscv/include/asm/sections.h > > @@ -9,5 +9,7 @@ > > > > extern char _start[]; > > extern char _start_kernel[]; > > +extern char __init_data_begin[], __init_data_end[]; > > +extern char __init_text_begin[], __init_text_end[]; > > > > #endif /* __ASM_SECTIONS_H */ > > diff --git a/arch/riscv/include/asm/set_memory.h b/arch/riscv/include/asm/set_memory.h > > index 4cc3a4e2afd3..913429c9c1ae 100644 > > --- a/arch/riscv/include/asm/set_memory.h > > +++ b/arch/riscv/include/asm/set_memory.h > > @@ -15,6 +15,7 @@ int set_memory_ro(unsigned long addr, int numpages); > > int set_memory_rw(unsigned long addr, int numpages); > > int set_memory_x(unsigned long addr, int numpages); > > int set_memory_nx(unsigned long addr, int numpages); > > +int set_memory_default(unsigned long addr, int numpages); > > void protect_kernel_text_data(void); > > #else > > static inline int set_memory_ro(unsigned long addr, int numpages) { return 0; } > > @@ -22,6 +23,7 @@ static inline int set_memory_rw(unsigned long addr, int numpages) { return 0; } > > static inline int set_memory_x(unsigned long addr, int numpages) { return 0; } > > static inline int set_memory_nx(unsigned long addr, int numpages) { return 0; } > > static inline void protect_kernel_text_data(void) {}; > > +static inline int set_memory_default(unsigned long addr, int numpages) { return 0; } > > #endif > > > > int set_direct_map_invalid_noflush(struct page *page); > > diff --git a/arch/riscv/kernel/setup.c b/arch/riscv/kernel/setup.c > > index b722c5bf892c..abfbdc8cfef3 100644 > > --- a/arch/riscv/kernel/setup.c > > +++ b/arch/riscv/kernel/setup.c > > @@ -123,3 +123,12 @@ static int __init topology_init(void) > > return 0; > > } > > subsys_initcall(topology_init); > > + > > +void free_initmem(void) > > +{ > > + unsigned long init_begin = (unsigned long)__init_begin; > > + unsigned long init_end = (unsigned long)__init_end; > > + > > + set_memory_default(init_begin, (init_end - init_begin) >> PAGE_SHIFT); > > And what does "default" imply? > Maybe set_memory_rw() would better name ... > > > + free_initmem_default(POISON_FREE_INITMEM); > > +} > > ... > > > diff --git a/arch/riscv/mm/pageattr.c b/arch/riscv/mm/pageattr.c > > index 19fecb362d81..04f3fc16aa9c 100644 > > --- a/arch/riscv/mm/pageattr.c > > +++ b/arch/riscv/mm/pageattr.c > > @@ -128,6 +128,12 @@ static int __set_memory(unsigned long addr, int numpages, pgprot_t set_mask, > > return ret; > > } > > > > +int set_memory_default(unsigned long addr, int numpages) > > +{ > > + return __set_memory(addr, numpages, __pgprot(_PAGE_KERNEL), > > + __pgprot(_PAGE_EXEC)); > > ... because you'd need to find what _PAGE_KERNEL is, do bitwise ops and > than find out that default is apparently RW :) > Yeah. But We have explicitly disable the EXECUTE bit as these pages were marked with RWX earlier. set_memory_rw makes sure that RW bits are set but doesn't disable the X bit. > > +} > > + > > int set_memory_ro(unsigned long addr, int numpages) > > { > > return __set_memory(addr, numpages, __pgprot(_PAGE_READ), > > -- > > 2.25.1 > > > > -- > Sincerely yours, > Mike. > > _______________________________________________ > linux-riscv mailing list > linux-riscv@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-riscv -- Regards, Atish