Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp1197129pxx; Fri, 30 Oct 2020 04:41:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx15ORuXlPh6k197UcLWXAZIlMdxs+ZUt05dGAHXaEHnOFBEEyPRnjQoUVpB2xOqUoHiyJ+ X-Received: by 2002:a05:6402:1e9:: with SMTP id i9mr1890001edy.317.1604058068861; Fri, 30 Oct 2020 04:41:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1604058068; cv=none; d=google.com; s=arc-20160816; b=o7Wf+0nPmoIC+h4m3edlqRMTf4Uw9kGbMjaqrQ5eCL0hG+//43dixfVrTxQQevFp+W EQ4Ds/C7n99QdNqv+gbWmdOC2FTV8KVBVVJcqWU4N/PR6V9/JYZiOFqhmtocDr40V57J 9t6DgwdyCjPyAGHOuxoHXZYrsnp+2mSGKgADjASR+1DdRjV2ZT9QWlWRwwUpL1orbs3m Vbi1KptjhAwzISzmxuPd6ZHzSGPNA82yrN/fCToSo2Oy9RrDNBYXajyiZW8uLJnE2nqJ sOGOZEz74mDQXY52W8MZctV+J6kq47k7rBMhA1W7zBxi9EeqsjTNFi6grkxNMmDd1Qgu W74g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=MbNwUoQWCuzIALnGCBQDr7hZXHKQERE6N73Z554KMgI=; b=fTlWRkhbxBP1ilTAuepFufgMvvTJIWKMjO52VN1O+qTt6S/QUe0q7e004lGTTvEAmL +D9hUaIXYYDTBTObw1KeWUjiXN/yvGT9W9FEoJFos0rHvbEUQLakLs+M5NwrI/yWaR5r eqQXtisnQXQkaQ8ZK4GpFUzu5mI0RwJg3iQdXpUpIN/YixMkJp7i0n1p9axK5KVuYmgD lQS02x4JaQ8SccDpI3MAXMLZxVvNZ8/ftKsrvzFB9Eq2UrB/OuJbMOlpfB3FHgKKsk3l auKlC9VtibZpHOCxu03YjSbQ2/JVetbl4Obt5XzA7MbxRmQzn3K8XFimKLrx4V8aZgTv 0Gzw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ck29si4300417edb.267.2020.10.30.04.40.45; Fri, 30 Oct 2020 04:41:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726608AbgJ3LhC (ORCPT + 99 others); Fri, 30 Oct 2020 07:37:02 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:59158 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726619AbgJ3Lgp (ORCPT ); Fri, 30 Oct 2020 07:36:45 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: eballetbo) with ESMTPSA id 915DB1F45EBC From: Enric Balletbo i Serra To: linux-kernel@vger.kernel.org Cc: matthias.bgg@gmail.com, drinkcat@chromium.org, hsinyi@chromium.org, Collabora Kernel ML , weiyi.lu@mediatek.com, fparent@baylibre.com, Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org Subject: [PATCH v4 14/16] dt-bindings: power: Add MT8192 power domains Date: Fri, 30 Oct 2020 12:36:20 +0100 Message-Id: <20201030113622.201188-15-enric.balletbo@collabora.com> X-Mailer: git-send-email 2.28.0 In-Reply-To: <20201030113622.201188-1-enric.balletbo@collabora.com> References: <20201030113622.201188-1-enric.balletbo@collabora.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Weiyi Lu Add power domains dt-bindings for MT8192. Signed-off-by: Weiyi Lu Signed-off-by: Enric Balletbo i Serra --- Changes in v4: None Changes in v3: None Changes in v2: None .../power/mediatek,power-controller.yaml | 2 ++ include/dt-bindings/power/mt8192-power.h | 32 +++++++++++++++++++ 2 files changed, 34 insertions(+) create mode 100644 include/dt-bindings/power/mt8192-power.h diff --git a/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml b/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml index 8cae43412327..fd12bafe3548 100644 --- a/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml +++ b/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml @@ -25,6 +25,7 @@ properties: enum: - mediatek,mt8173-power-controller - mediatek,mt8183-power-controller + - mediatek,mt8192-power-controller '#power-domain-cells': const: 1 @@ -60,6 +61,7 @@ patternProperties: Power domain index. Valid values are defined in: "include/dt-bindings/power/mt8173-power.h" - for MT8173 type power domain. "include/dt-bindings/power/mt8183-power.h" - for MT8183 type power domain. + "include/dt-bindings/power/mt8192-power.h" - for MT8192 type power domain. maxItems: 1 clocks: diff --git a/include/dt-bindings/power/mt8192-power.h b/include/dt-bindings/power/mt8192-power.h new file mode 100644 index 000000000000..4eaa53d7270a --- /dev/null +++ b/include/dt-bindings/power/mt8192-power.h @@ -0,0 +1,32 @@ +/* SPDX-License-Identifier: GPL-2.0 + * + * Copyright (c) 2020 MediaTek Inc. + * Author: Weiyi Lu + */ + +#ifndef _DT_BINDINGS_POWER_MT8192_POWER_H +#define _DT_BINDINGS_POWER_MT8192_POWER_H + +#define MT8192_POWER_DOMAIN_AUDIO 0 +#define MT8192_POWER_DOMAIN_CONN 1 +#define MT8192_POWER_DOMAIN_MFG0 2 +#define MT8192_POWER_DOMAIN_MFG1 3 +#define MT8192_POWER_DOMAIN_MFG2 4 +#define MT8192_POWER_DOMAIN_MFG3 5 +#define MT8192_POWER_DOMAIN_MFG4 6 +#define MT8192_POWER_DOMAIN_MFG5 7 +#define MT8192_POWER_DOMAIN_MFG6 8 +#define MT8192_POWER_DOMAIN_DISP 9 +#define MT8192_POWER_DOMAIN_IPE 10 +#define MT8192_POWER_DOMAIN_ISP 11 +#define MT8192_POWER_DOMAIN_ISP2 12 +#define MT8192_POWER_DOMAIN_MDP 13 +#define MT8192_POWER_DOMAIN_VENC 14 +#define MT8192_POWER_DOMAIN_VDEC 15 +#define MT8192_POWER_DOMAIN_VDEC2 16 +#define MT8192_POWER_DOMAIN_CAM 17 +#define MT8192_POWER_DOMAIN_CAM_RAWA 18 +#define MT8192_POWER_DOMAIN_CAM_RAWB 19 +#define MT8192_POWER_DOMAIN_CAM_RAWC 20 + +#endif /* _DT_BINDINGS_POWER_MT8192_POWER_H */ -- 2.28.0