Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp1548096pxx; Fri, 30 Oct 2020 12:37:01 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw01Lts1D+DnLZQfQfKHKg3HqtyBRVw1/K+pX9m9MEQOdja8msY/xeLBgCuLAzQUEzOF4DU X-Received: by 2002:a05:6402:1298:: with SMTP id w24mr4014826edv.280.1604086620847; Fri, 30 Oct 2020 12:37:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1604086620; cv=none; d=google.com; s=arc-20160816; b=P55+/QPKrrOlBBr8IJJMrDK9jHETBqZ476zGeXB4a60bf49W1HdwLBtjjndKUT3ndF FmpRFLkNDDHpwQIzlSfWkP67aELfN2QK4W/8nb3VY2LFHBhpeBXNokn7Rp6WdH4OsdWO hiXn/2SsOu/WinAOUksYPupcGtjX/IuL5hlzkJAtA64kAcWNc13Z2Q0kKGzi8j2adUt0 66mjhZj8nBfM97X5H4/5QEFGyubwxi/0etUQ1/DBKb4iUgwKnUb/p/JD3HYcp7jrfmRt NnuLX4uKWyvKGWIxxv9PcdlzOYWrJyVgNKpcQQqLRYMrsjUlmZDDKwc/jq3js4DC8iug vVvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:references:in-reply-to :mail-reply-to:reply-to:organization:subject:cc:to:from:date :content-transfer-encoding:mime-version:sender:dkim-signature; bh=mnIRbHaXDT80y8bOU9VEZnewQKKsvJ4VIqJjG7Afy6I=; b=kAOO7B01ZtA9zlEG+Aawo8tD4wHHt6Zc4OKQn90+qSOCl2b4WdcVJ2Hs4tQCbnh/S7 l6PRrmFbTzSAkVwHbmSFRwcdOmRAdpmdvXx6OvjTZoS1vUoS06dyuD7XBT5hS8HbfVcs x1J+w81L0mVi1s5dKdJMwe0CztBySct4YLOIw+R0YNtGBL7CVL0XA3oneKC/PvS0UjYM wsnFBFh17FlxZx/rkF05OM+TmGSNkqCa8rNAUd7YzoeQCcrjFKBKITNAmu+vofDmqEax k+OK64RlCNNtH19AckasC5+q6Xle/SjqtJDFcbKn7WiALCYa7vTXqj+JcFnKHLrNLNb/ 1KoA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=kT6vIb0Y; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s20si6113005eji.711.2020.10.30.12.36.37; Fri, 30 Oct 2020 12:37:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=kT6vIb0Y; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727482AbgJ3TfO (ORCPT + 99 others); Fri, 30 Oct 2020 15:35:14 -0400 Received: from z5.mailgun.us ([104.130.96.5]:13313 "EHLO z5.mailgun.us" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727364AbgJ3TeJ (ORCPT ); Fri, 30 Oct 2020 15:34:09 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1604086449; h=Message-ID: References: In-Reply-To: Reply-To: Subject: Cc: To: From: Date: Content-Transfer-Encoding: Content-Type: MIME-Version: Sender; bh=mnIRbHaXDT80y8bOU9VEZnewQKKsvJ4VIqJjG7Afy6I=; b=kT6vIb0Y1lg7jnDUUoSI21Cskm+gM348WbObuGezxiKUWtu6YdcBw3dg15NTyvsm2ummW/HH TkQR5W+I9nwBLYOECDnK2ID+Tpec8Cq7e4Aec7asWsnzCPTria+NaWuPlKPMxNpLHar6RniR ld7DAuAAF6L3Y8GwD0glo/Ue23A= X-Mailgun-Sending-Ip: 104.130.96.5 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n04.prod.us-east-1.postgun.com with SMTP id 5f9c6ab1902d6b255dd94c9d (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Fri, 30 Oct 2020 19:34:09 GMT Sender: bbhatt=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id 61E22C43382; Fri, 30 Oct 2020 19:34:08 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=ALL_TRUSTED,BAYES_00, URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.codeaurora.org (localhost.localdomain [127.0.0.1]) (using TLSv1 with cipher ECDHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) (Authenticated sender: bbhatt) by smtp.codeaurora.org (Postfix) with ESMTPSA id 89DD2C433FE; Fri, 30 Oct 2020 19:34:07 +0000 (UTC) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Fri, 30 Oct 2020 12:34:07 -0700 From: Bhaumik Bhatt To: Manivannan Sadhasivam Cc: linux-arm-msm@vger.kernel.org, hemantk@codeaurora.org, jhugo@codeaurora.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v3 10/12] bus: mhi: core: Separate system error and power down handling Organization: Qualcomm Innovation Center, Inc. Reply-To: bbhatt@codeaurora.org Mail-Reply-To: bbhatt@codeaurora.org In-Reply-To: <20201030140656.GL3818@Mani-XPS-13-9360> References: <1604031057-32820-1-git-send-email-bbhatt@codeaurora.org> <1604031057-32820-11-git-send-email-bbhatt@codeaurora.org> <20201030140656.GL3818@Mani-XPS-13-9360> Message-ID: X-Sender: bbhatt@codeaurora.org User-Agent: Roundcube Webmail/1.3.9 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Mani, On 2020-10-30 07:06, Manivannan Sadhasivam wrote: > On Thu, Oct 29, 2020 at 09:10:55PM -0700, Bhaumik Bhatt wrote: >> Currently, there exist a set of if...else statements in the >> mhi_pm_disable_transition() function which make handling system >> error and disable transitions differently complex. To make that >> cleaner and facilitate differences in behavior, separate these >> two transitions for MHI host. >> > > And this results in a lot of duplicated code :/ > > Thanks, > Mani > I knew this was coming. Mainly, we can avoid adding confusing if...else statements that plague the current mhi_pm_disable_transition() function and in return for some duplicate code, we can make handling separate use cases easier as they could pop-up anytime in the future. >> Signed-off-by: Bhaumik Bhatt >> --- >> drivers/bus/mhi/core/pm.c | 159 >> +++++++++++++++++++++++++++++++++++++++------- >> 1 file changed, 137 insertions(+), 22 deletions(-) >> >> diff --git a/drivers/bus/mhi/core/pm.c b/drivers/bus/mhi/core/pm.c >> index 1d04e401..347ae7d 100644 >> --- a/drivers/bus/mhi/core/pm.c >> +++ b/drivers/bus/mhi/core/pm.c >> @@ -444,7 +444,7 @@ static int mhi_pm_mission_mode_transition(struct >> mhi_controller *mhi_cntrl) >> return ret; >> } >> >> -/* Handle SYS_ERR and Shutdown transitions */ >> +/* Handle shutdown transitions */ >> static void mhi_pm_disable_transition(struct mhi_controller >> *mhi_cntrl, >> enum mhi_pm_state transition_state) >> { >> @@ -460,10 +460,6 @@ static void mhi_pm_disable_transition(struct >> mhi_controller *mhi_cntrl, >> to_mhi_pm_state_str(mhi_cntrl->pm_state), >> to_mhi_pm_state_str(transition_state)); >> >> - /* We must notify MHI control driver so it can clean up first */ >> - if (transition_state == MHI_PM_SYS_ERR_PROCESS) >> - mhi_cntrl->status_cb(mhi_cntrl, MHI_CB_SYS_ERROR); >> - >> mutex_lock(&mhi_cntrl->pm_mutex); >> write_lock_irq(&mhi_cntrl->pm_lock); >> prev_state = mhi_cntrl->pm_state; >> @@ -502,11 +498,8 @@ static void mhi_pm_disable_transition(struct >> mhi_controller *mhi_cntrl, >> MHICTRL_RESET_SHIFT, >> &in_reset) || >> !in_reset, timeout); >> - if ((!ret || in_reset) && cur_state == MHI_PM_SYS_ERR_PROCESS) { >> + if (!ret || in_reset) >> dev_err(dev, "Device failed to exit MHI Reset state\n"); >> - mutex_unlock(&mhi_cntrl->pm_mutex); >> - return; >> - } >> >> /* >> * Device will clear BHI_INTVEC as a part of RESET processing, >> @@ -566,19 +559,142 @@ static void mhi_pm_disable_transition(struct >> mhi_controller *mhi_cntrl, >> er_ctxt->wp = er_ctxt->rbase; >> } >> >> - if (cur_state == MHI_PM_SYS_ERR_PROCESS) { >> - mhi_ready_state_transition(mhi_cntrl); >> - } else { >> - /* Move to disable state */ >> - write_lock_irq(&mhi_cntrl->pm_lock); >> - cur_state = mhi_tryset_pm_state(mhi_cntrl, MHI_PM_DISABLE); >> - write_unlock_irq(&mhi_cntrl->pm_lock); >> - if (unlikely(cur_state != MHI_PM_DISABLE)) >> - dev_err(dev, "Error moving from PM state: %s to: %s\n", >> - to_mhi_pm_state_str(cur_state), >> - to_mhi_pm_state_str(MHI_PM_DISABLE)); >> + /* Move to disable state */ >> + write_lock_irq(&mhi_cntrl->pm_lock); >> + cur_state = mhi_tryset_pm_state(mhi_cntrl, MHI_PM_DISABLE); >> + write_unlock_irq(&mhi_cntrl->pm_lock); >> + if (unlikely(cur_state != MHI_PM_DISABLE)) >> + dev_err(dev, "Error moving from PM state: %s to: %s\n", >> + to_mhi_pm_state_str(cur_state), >> + to_mhi_pm_state_str(MHI_PM_DISABLE)); >> + >> + dev_dbg(dev, "Exiting with PM state: %s, MHI state: %s\n", >> + to_mhi_pm_state_str(mhi_cntrl->pm_state), >> + TO_MHI_STATE_STR(mhi_cntrl->dev_state)); >> + >> + mutex_unlock(&mhi_cntrl->pm_mutex); >> +} >> + >> +/* Handle system error transitions */ >> +static void mhi_pm_sys_error_transition(struct mhi_controller >> *mhi_cntrl) >> +{ >> + enum mhi_pm_state cur_state, prev_state; >> + struct mhi_event *mhi_event; >> + struct mhi_cmd_ctxt *cmd_ctxt; >> + struct mhi_cmd *mhi_cmd; >> + struct mhi_event_ctxt *er_ctxt; >> + struct device *dev = &mhi_cntrl->mhi_dev->dev; >> + int ret, i; >> + >> + dev_dbg(dev, "Transitioning from PM state: %s to: %s\n", >> + to_mhi_pm_state_str(mhi_cntrl->pm_state), >> + to_mhi_pm_state_str(MHI_PM_SYS_ERR_PROCESS)); >> + >> + /* We must notify MHI control driver so it can clean up first */ >> + mhi_cntrl->status_cb(mhi_cntrl, MHI_CB_SYS_ERROR); >> + >> + mutex_lock(&mhi_cntrl->pm_mutex); >> + write_lock_irq(&mhi_cntrl->pm_lock); >> + prev_state = mhi_cntrl->pm_state; >> + cur_state = mhi_tryset_pm_state(mhi_cntrl, MHI_PM_SYS_ERR_PROCESS); >> + write_unlock_irq(&mhi_cntrl->pm_lock); >> + >> + if (cur_state != MHI_PM_SYS_ERR_PROCESS) { >> + dev_err(dev, "Failed to transition from PM state: %s to: %s\n", >> + to_mhi_pm_state_str(cur_state), >> + to_mhi_pm_state_str(MHI_PM_SYS_ERR_PROCESS)); >> + goto exit_sys_error_transition; >> + } >> + >> + mhi_cntrl->ee = MHI_EE_DISABLE_TRANSITION; >> + mhi_cntrl->dev_state = MHI_STATE_RESET; >> + >> + /* Wake up threads waiting for state transition */ >> + wake_up_all(&mhi_cntrl->state_event); >> + >> + /* Trigger MHI RESET so that the device will not access host memory >> */ >> + if (MHI_REG_ACCESS_VALID(prev_state)) { >> + u32 in_reset = -1; >> + unsigned long timeout = msecs_to_jiffies(mhi_cntrl->timeout_ms); >> + >> + dev_dbg(dev, "Triggering MHI Reset in device\n"); >> + mhi_set_mhi_state(mhi_cntrl, MHI_STATE_RESET); >> + >> + /* Wait for the reset bit to be cleared by the device */ >> + ret = wait_event_timeout(mhi_cntrl->state_event, >> + mhi_read_reg_field(mhi_cntrl, >> + mhi_cntrl->regs, >> + MHICTRL, >> + MHICTRL_RESET_MASK, >> + MHICTRL_RESET_SHIFT, >> + &in_reset) || >> + !in_reset, timeout); >> + if (!ret || in_reset) { >> + dev_err(dev, "Device failed to exit MHI Reset state\n"); >> + goto exit_sys_error_transition; >> + } >> + >> + /* >> + * Device will clear BHI_INTVEC as a part of RESET processing, >> + * hence re-program it >> + */ >> + mhi_write_reg(mhi_cntrl, mhi_cntrl->bhi, BHI_INTVEC, 0); >> + } >> + >> + dev_dbg(dev, >> + "Waiting for all pending event ring processing to complete\n"); >> + mhi_event = mhi_cntrl->mhi_event; >> + for (i = 0; i < mhi_cntrl->total_ev_rings; i++, mhi_event++) { >> + if (mhi_event->offload_ev) >> + continue; >> + tasklet_kill(&mhi_event->task); >> } >> >> + /* Release lock and wait for all pending threads to complete */ >> + mutex_unlock(&mhi_cntrl->pm_mutex); >> + dev_dbg(dev, "Waiting for all pending threads to complete\n"); >> + wake_up_all(&mhi_cntrl->state_event); >> + >> + dev_dbg(dev, "Reset all active channels and remove MHI devices\n"); >> + device_for_each_child(mhi_cntrl->cntrl_dev, NULL, >> mhi_destroy_device); >> + >> + mutex_lock(&mhi_cntrl->pm_mutex); >> + >> + WARN_ON(atomic_read(&mhi_cntrl->dev_wake)); >> + WARN_ON(atomic_read(&mhi_cntrl->pending_pkts)); >> + >> + /* Reset the ev rings and cmd rings */ >> + dev_dbg(dev, "Resetting EV CTXT and CMD CTXT\n"); >> + mhi_cmd = mhi_cntrl->mhi_cmd; >> + cmd_ctxt = mhi_cntrl->mhi_ctxt->cmd_ctxt; >> + for (i = 0; i < NR_OF_CMD_RINGS; i++, mhi_cmd++, cmd_ctxt++) { >> + struct mhi_ring *ring = &mhi_cmd->ring; >> + >> + ring->rp = ring->base; >> + ring->wp = ring->base; >> + cmd_ctxt->rp = cmd_ctxt->rbase; >> + cmd_ctxt->wp = cmd_ctxt->rbase; >> + } >> + >> + mhi_event = mhi_cntrl->mhi_event; >> + er_ctxt = mhi_cntrl->mhi_ctxt->er_ctxt; >> + for (i = 0; i < mhi_cntrl->total_ev_rings; i++, er_ctxt++, >> + mhi_event++) { >> + struct mhi_ring *ring = &mhi_event->ring; >> + >> + /* Skip offload events */ >> + if (mhi_event->offload_ev) >> + continue; >> + >> + ring->rp = ring->base; >> + ring->wp = ring->base; >> + er_ctxt->rp = er_ctxt->rbase; >> + er_ctxt->wp = er_ctxt->rbase; >> + } >> + >> + mhi_ready_state_transition(mhi_cntrl); >> + >> +exit_sys_error_transition: >> dev_dbg(dev, "Exiting with PM state: %s, MHI state: %s\n", >> to_mhi_pm_state_str(mhi_cntrl->pm_state), >> TO_MHI_STATE_STR(mhi_cntrl->dev_state)); >> @@ -666,8 +782,7 @@ void mhi_pm_st_worker(struct work_struct *work) >> mhi_ready_state_transition(mhi_cntrl); >> break; >> case DEV_ST_TRANSITION_SYS_ERR: >> - mhi_pm_disable_transition >> - (mhi_cntrl, MHI_PM_SYS_ERR_PROCESS); >> + mhi_pm_sys_error_transition(mhi_cntrl); >> break; >> case DEV_ST_TRANSITION_DISABLE: >> mhi_pm_disable_transition >> -- >> The Qualcomm Innovation Center, Inc. is a member of the Code Aurora >> Forum, >> a Linux Foundation Collaborative Project >> Thanks, Bhaumik -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project