Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp1622473pxx; Fri, 30 Oct 2020 14:47:07 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw5pvf+CL/Acbf3qiVdFUfIr/9p9ubvqB7Ajkspx+m25Ks4acR5DimqD6owqfMcpvpR4jhb X-Received: by 2002:a05:6402:cf:: with SMTP id i15mr4847505edu.246.1604094427471; Fri, 30 Oct 2020 14:47:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1604094427; cv=none; d=google.com; s=arc-20160816; b=ltinAtlEcbPb/Z/BnQB33yt1ef/6PDSuUHbcubmDRMqbEbU43ofEOeD+p6O/vjzkhP 4dO2hxLJVRSCLY7/rpYgEToNQJW9LlB4S5wMukoXoofGDvTWRDfJ190wL8rdaSvWCtWu F5F5iqjqevWlI/g2Xob/eKVTSex+0BoFDvxMND69HLyFELRYYvRR1l1t8TQCzBw6cmPa Dh1FwREC69amEEp1kVgTOXQbQNAxKV3iYAnN+RpvJQKS0iOxPc5dR+l+Q3OM80qtk44c iU4EcBFx+fUNqmBy567PriUlXvoE+jGTuGdpTW7B5L5/u1gaTkCdY/2g5Jl4XcgpvZR7 Pbyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:organization :from:references:cc:to:subject; bh=Fl0hkDs4XIoO/E6vk8w8eFZXUTlXt0W8h9N+FpiR+DA=; b=AOZ/q/utyao4fpuf99Lg4smrKBn2pvmzxWh8DlFpvsm5vrSjgewxxNredsRsIez5is XkmXC3r1hCU9lVwZDBDEr8IQNNqaIkr/N7HmGcnYY47Pxr40R9N4gDRN7JFc7miY5QSU DqbAv0HOvIAIc/fZ27ACiOQ/TQK9cjKYh1amqn35GjXkYnNmIZNZvtGfTFdgdU9u+TFc EY4YlKnIdAOG5AaIitspfu+agriPjnIHz+nQTN1skG/9A8E4VJVzxvAf3A+9t42fwnN9 KS/2c9oxa5PYu/i5L7KYBWDl6pOfoezzGv8aoLwy7M5B9XgorJCQt3xnt8Ogp6KLxnJ1 3ckQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o15si5571415edz.359.2020.10.30.14.46.43; Fri, 30 Oct 2020 14:47:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725796AbgJ3VpR (ORCPT + 99 others); Fri, 30 Oct 2020 17:45:17 -0400 Received: from imap2.colo.codethink.co.uk ([78.40.148.184]:40710 "EHLO imap2.colo.codethink.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725767AbgJ3VpR (ORCPT ); Fri, 30 Oct 2020 17:45:17 -0400 X-Greylist: delayed 1513 seconds by postgrey-1.27 at vger.kernel.org; Fri, 30 Oct 2020 17:45:16 EDT Received: from cpc98990-stkp12-2-0-cust216.10-2.cable.virginm.net ([86.26.12.217] helo=[192.168.0.10]) by imap2.colo.codethink.co.uk with esmtpsa (Exim 4.92 #3 (Debian)) id 1kYbox-0007vu-Kv; Fri, 30 Oct 2020 21:20:27 +0000 Subject: Re: [RFC PATCH 2/3] RISC-V: Initial DTS for Microchip ICICLE board To: Anup Patel , Atish Patra Cc: devicetree@vger.kernel.org, Albert Ou , Cyril.Jean@microchip.com, Daire McNamara , Anup Patel , "linux-kernel@vger.kernel.org List" , Rob Herring , Alistair Francis , Paul Walmsley , Palmer Dabbelt , linux-riscv , Padmarao Begari References: <20201028232759.1928479-1-atish.patra@wdc.com> <20201028232759.1928479-3-atish.patra@wdc.com> From: Ben Dooks Organization: Codethink Limited. Message-ID: Date: Fri, 30 Oct 2020 21:20:26 +0000 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.12.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 30/10/2020 09:05, Anup Patel wrote: > On Thu, Oct 29, 2020 at 4:58 AM Atish Patra wrote: >> >> Add initial DTS for Microchip ICICLE board having only >> essential devcies (clocks, sdhci, ethernet, serial, etc). >> >> Signed-off-by: Atish Patra >> --- >> arch/riscv/boot/dts/Makefile | 1 + >> arch/riscv/boot/dts/microchip/Makefile | 2 + >> .../microchip/microchip-icicle-kit-a000.dts | 313 ++++++++++++++++++ > > I suggest we split this DTS into two parts: > 1. SOC (microchip-polarfire.dtsi) > 2. Board (microchip-icicle-kit-a000.dts) I was just going to suggest that. -- Ben Dooks http://www.codethink.co.uk/ Senior Engineer Codethink - Providing Genius https://www.codethink.co.uk/privacy.html