Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp2527682pxx; Sun, 1 Nov 2020 01:57:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw3UsLn7bkzA4XFMPvhnPCyOR7sDDPTAZWUJrH1bxv7Q+wnNPN/Tox7bmggp70HCLWL7rW5 X-Received: by 2002:a05:6402:134c:: with SMTP id y12mr11104916edw.344.1604221035614; Sun, 01 Nov 2020 01:57:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1604221035; cv=none; d=google.com; s=arc-20160816; b=cl+6U11fXzVdeLDszqxPIfubC8HB7EPHeHzkSd84vU3wyCvWmW7LQkQ7Kbq7hXDF0a z7kk7zVm0Es3wj6Rw6FLtfb4iPITf/Ap/rVekJ4x1LAhr8e08dFNb6tFoRy6byOtwoIa 0QPDYWynhVYKJvHRb8MeXBkhRWrswUe0pmNsbfHo40swHKLA4y37CnBTd8e8qerLdbVq JWbvJZxxzKwPRTkGFxEcNCUsvWU8Q9LnZb+doCC9OY6cHR3nPln5FFVn/wxPooaPG5ae dVEQxwFFlssFuCIoyCb3sQu3OXAlIbLjCQLR9PXd8RKEYk/FSwjZrz8PcwSWfsiLU9Iq Utig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=LKu0sNk0JHTsVB7vvdrqbteVK2IanpR9J8/Vz75iU3I=; b=U4S3mjZK12AUdoQCPg/fjG6QKrAjeRoE+CPuzZDrKe8+TouNuyP/XjBKhv5LlULLAZ 5rynhaAU/3V3Iz4HTMqmzvm4mOkmckjPBjlyrW9X+GZWat46DJ32GEr+tU9X/C+4UYJh VTi9LaYp0vtD4jgNjL12KbIW5QPP6BcE0gPI9NAf4A0zSXORIpURWwCIWcWv7e1Nj3DA I1w2sqrUqJnschOdXQ/x5WYP9Dg7dbfcjwrJnxTrJ5f/ziTxPCOm/yOElnVCJtnYTxQ5 FlWebxrxDrr6H8xNM7gzuKD4FLkK/3zMwEVfsKItiG4IvBhwCBDUHaGJRQyagWBCjoXw XbKg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=uCwhQJ3v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c13si8343534edt.355.2020.11.01.01.56.52; Sun, 01 Nov 2020 01:57:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=uCwhQJ3v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726163AbgKAIyy (ORCPT + 99 others); Sun, 1 Nov 2020 03:54:54 -0500 Received: from mail.kernel.org ([198.145.29.99]:47918 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726152AbgKAIyx (ORCPT ); Sun, 1 Nov 2020 03:54:53 -0500 Received: from dragon (80.251.214.228.16clouds.com [80.251.214.228]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id A3AA220874; Sun, 1 Nov 2020 08:54:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1604220892; bh=KWEU8GjV78nOgqqkOpMK6rv5pSbvIQbKBaSFkKJhZTk=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=uCwhQJ3vkfNonYysbbnAEKDIFWfuT6HiLQbwDBDAD8uoIkkossf6NRLsiXOZmrmtT +x/BPguLtW7sInKhZF8MdNeQ/Eh8Iqj0oY7qNcM+QIJPuADWrCS5vuapo6anmo5y0T uEKX85Uy8pgr+Z8f2PQi62+8S5SQQ+XLpvyWOxDs= Date: Sun, 1 Nov 2020 16:54:47 +0800 From: Shawn Guo To: Zhiqiang Hou Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, robh+dt@kernel.org, leoyang.li@nxp.com, Xiaowei Bao Subject: Re: [PATCHv9] arm64: dts: layerscape: Add PCIe EP node for ls1088a Message-ID: <20201101085447.GJ31601@dragon> References: <20201026042759.15155-1-Zhiqiang.Hou@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201026042759.15155-1-Zhiqiang.Hou@nxp.com> User-Agent: Mutt/1.9.4 (2018-02-28) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Oct 26, 2020 at 12:27:59PM +0800, Zhiqiang Hou wrote: > From: Xiaowei Bao > > Add PCIe EP node for ls1088a to support EP mode. > > Signed-off-by: Xiaowei Bao > Signed-off-by: Hou Zhiqiang > Reviewed-by: Andrew Murray > --- > V9: > - Rebase the patch since V8 patch was not accepted due to conflict. > - Correct the number of outbound windows. > - Add lables for EP nodes. > > .../arm64/boot/dts/freescale/fsl-ls1088a.dtsi | 31 +++++++++++++++++++ > 1 file changed, 31 insertions(+) > > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi > index ff5805206a28..8d8e610acba6 100644 > --- a/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi > @@ -517,6 +517,17 @@ > status = "disabled"; > }; > > + pcie_ep1: pcie-ep@3400000 { > + compatible = "fsl,ls1088a-pcie-ep","fsl,ls-pcie-ep"; Missing space in between compatibles. Shawn > + reg = <0x00 0x03400000 0x0 0x00100000 > + 0x20 0x00000000 0x8 0x00000000>; > + reg-names = "regs", "addr_space"; > + num-ib-windows = <24>; > + num-ob-windows = <256>; > + max-functions = /bits/ 8 <2>; > + status = "disabled"; > + }; > + > pcie2: pcie@3500000 { > compatible = "fsl,ls1088a-pcie"; > reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */ > @@ -543,6 +554,16 @@ > status = "disabled"; > }; > > + pcie_ep2: pcie-ep@3500000 { > + compatible = "fsl,ls1088a-pcie-ep","fsl,ls-pcie-ep"; > + reg = <0x00 0x03500000 0x0 0x00100000 > + 0x28 0x00000000 0x8 0x00000000>; > + reg-names = "regs", "addr_space"; > + num-ib-windows = <6>; > + num-ob-windows = <6>; > + status = "disabled"; > + }; > + > pcie3: pcie@3600000 { > compatible = "fsl,ls1088a-pcie"; > reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */ > @@ -569,6 +590,16 @@ > status = "disabled"; > }; > > + pcie_ep3: pcie-ep@3600000 { > + compatible = "fsl,ls1088a-pcie-ep","fsl,ls-pcie-ep"; > + reg = <0x00 0x03600000 0x0 0x00100000 > + 0x30 0x00000000 0x8 0x00000000>; > + reg-names = "regs", "addr_space"; > + num-ib-windows = <6>; > + num-ob-windows = <6>; > + status = "disabled"; > + }; > + > smmu: iommu@5000000 { > compatible = "arm,mmu-500"; > reg = <0 0x5000000 0 0x800000>; > -- > 2.17.1 >