Received: by 2002:a05:6a10:9e8c:0:0:0:0 with SMTP id y12csp2618810pxx; Sun, 1 Nov 2020 04:25:22 -0800 (PST) X-Google-Smtp-Source: ABdhPJwYlNwiC1SYt9Bc5zZJId3P2geL33PQWp9kfIVt2JM7joX39ftzpiuEUPoW13HMVgBcaII4 X-Received: by 2002:a17:906:bfe2:: with SMTP id vr2mr11274834ejb.248.1604233522109; Sun, 01 Nov 2020 04:25:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604233522; cv=none; d=google.com; s=arc-20160816; b=gyKWrXZ+EfAipgn9PjALKwRuxa60//7QQ+1wmCi6k2AXNc3c82JiQQi3T373B6YgOU pRxtlDQxcCjWWEVDGhKXSNLJheSrOZAW6s0jKUih/i0X5B4y3IdXp51PEvnkAZUKYrt1 IoWRCTfsXohMxGZ3SMniKK14vhHYAI7fy2CNIsmCfyxi32vRSeVL1Db8Rt5AFMBIxQU5 6VYnqb801UXmhFqVNosEw93WfJfI+JBl/OWSfQc/+r8KujSHNxHeG0FRk0QxexyZe88X HmE7JdQo+HvXkHJJOMxWfuxUstH85AW8y9KWoZWJ2ptDfV/Y/VB7+NzDr/DTKqizcMT7 ZlaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=kgR40pWMhYjx3X6K/wW9PRFVYW8uTRWmPRTsU9fxeNw=; b=SLZ0qOZA5HWEDQfqB9D+wA6ALIuN39BL9L8Ixssn8q3Al5VdLwFYz5EBKM9BCoQ1S5 83zZNxNZzwSeFVKa35G+m4qF0kVb64OZ6dfJFckOgbkx/rAgKdXmE+iIjfOaMGoa1XzS VPprMeWruDl8ZKx3WLHB2C9pBId/aCNgk8wVxJH3zDgMTbyGeUQfUQIJmsawgc9oCBhV sSvswmw/a1Tb4IvXt4WYMA/pekMdoUgjg8SK+MxVcBg3z/qDF/JhQ68HgUSTRmjH0+kp Rjma5iFEoP9b1WzGYloFSrBztcQkyjEmNWHY1p0jbWKsKzqCsZEX3amIRi6BfN1tTG7g PLsQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=D60Kdlkv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y98si3588110ede.197.2020.11.01.04.24.58; Sun, 01 Nov 2020 04:25:22 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=D60Kdlkv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726547AbgKAMWh (ORCPT + 99 others); Sun, 1 Nov 2020 07:22:37 -0500 Received: from mail.kernel.org ([198.145.29.99]:48954 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726474AbgKAMWg (ORCPT ); Sun, 1 Nov 2020 07:22:36 -0500 Received: from disco-boy.misterjones.org (disco-boy.misterjones.org [51.254.78.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 3257B20795; Sun, 1 Nov 2020 12:22:35 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1604233355; bh=FMgN1LC7jmA8cluEWBqSmen4WayfoXA4+4zxJC2Mopo=; h=From:To:Cc:Subject:Date:From; b=D60KdlkvZjZ1ZCMwQqErMjMTKyB9fNK8nz+D6XquWQuiB2prma9fLHoCUFyGcCDWy AcdMZsDPpjoCr5pdNddgJ8LXZXbZyJlk1trBYCEuOcSUBjlmujEwPv2Evr5qPttCdm Lhz7sNqXweIBX96TO2FDssvYnPQTRWHIV113dBkI= Received: from 78.163-31-62.static.virginmediabusiness.co.uk ([62.31.163.78] helo=why.lan) by disco-boy.misterjones.org with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94) (envelope-from ) id 1kZCNV-006Pn8-40; Sun, 01 Nov 2020 12:22:33 +0000 From: Marc Zyngier To: Thomas Gleixner Cc: Anup Patel , Atish Patra , Daniel Palmer , Fabrice Gasnier , Geert Uytterhoeven , Greentime Hu , Pavel Machek , Peter Ujfalusi , Rob Herring , linux-kernel@vger.kernel.org, kernel-team@android.com Subject: [GIT PULL] irqchip updates for 5.10, take #1 Date: Sun, 1 Nov 2020 12:22:23 +0000 Message-Id: <20201101122223.255806-1-maz@kernel.org> X-Mailer: git-send-email 2.28.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 62.31.163.78 X-SA-Exim-Rcpt-To: tglx@linutronix.de, anup@brainfault.org, atish.patra@wdc.com, daniel@thingy.jp, fabrice.gasnier@st.com, geert+renesas@glider.be, greentime.hu@sifive.com, pavel@ucw.cz, peter.ujfalusi@ti.com, robh@kernel.org, linux-kernel@vger.kernel.org, kernel-team@android.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Thomas, Here's a smallish set of fixes for 5.10. Some fixes after the IPI-as-IRQ (I expect a couple more next week), two significant bug fixes for the SiFive PLIC, and a TI update to handle their "unmapped events". The rest is the usual set of cleanups and tidying up. Please pull, M. The following changes since commit 63ea38a402213d8c9c16e58ee4901ff51bc8fe3c: Merge branch 'irq/mstar' into irq/irqchip-next (2020-10-10 12:46:54 +0100) are available in the Git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms.git tags/irqchip-fixes-5.10-1 for you to fetch changes up to d95bdca75b3fb41bf185efe164e05aed820081a5: irqchip/ti-sci-inta: Add support for unmapped event handling (2020-11-01 12:00:50 +0000) ---------------------------------------------------------------- irqchip fixes for Linux 5.10, take #1 - A couple of fixes after the IPI as IRQ patches (Kconfig, bcm2836) - Two SiFive PLIC fixes (irq_set_affinity, hierarchy handling) - "unmapped events" handling for the ti-sci-inta controller - Tidying up for the irq-mst driver (static functions, Kconfig) - Small cleanup in the Renesas irqpin driver - STM32 exti can now handle LP timer events ---------------------------------------------------------------- Fabrice Gasnier (1): irqchip/stm32-exti: Add all LP timer exti direct events support Geert Uytterhoeven (2): irqchip/mst: MST_IRQ should depend on ARCH_MEDIATEK or ARCH_MSTARV7 irqchip/renesas-intc-irqpin: Merge irlm_bit and needs_irlm Greentime Hu (2): irqchip/sifive-plic: Fix broken irq_set_affinity() callback irqchip/sifive-plic: Fix chip_data access within a hierarchy Marc Zyngier (4): genirq: Let GENERIC_IRQ_IPI select IRQ_DOMAIN_HIERARCHY irqchip/mst: Make mst_intc_of_init static irqchip/mips: Drop selection of IRQ_DOMAIN_HIERARCHY irqchip/bcm2836: Fix missing __init annotation Peter Ujfalusi (2): dt-bindings: irqchip: ti, sci-inta: Update for unmapped event handling irqchip/ti-sci-inta: Add support for unmapped event handling .../bindings/interrupt-controller/ti,sci-inta.yaml | 10 +++ drivers/irqchip/Kconfig | 3 +- drivers/irqchip/irq-bcm2836.c | 2 +- drivers/irqchip/irq-mst-intc.c | 4 +- drivers/irqchip/irq-renesas-intc-irqpin.c | 8 +-- drivers/irqchip/irq-sifive-plic.c | 10 +-- drivers/irqchip/irq-stm32-exti.c | 4 ++ drivers/irqchip/irq-ti-sci-inta.c | 83 +++++++++++++++++++++- kernel/irq/Kconfig | 1 + 9 files changed, 107 insertions(+), 18 deletions(-)