Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Date:   Mon, 2 Nov 2020 11:03:14 +0100
From:   Maxime Ripard <maxime@cerno.tech>
To:     Matteo Scordino <matteo.scordino@gmail.com>
Cc:     wens@csie.org, robh+dt@kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 2/6] ARM: dts: sun8i: V3/S3: Add UART1 pin definitions
 to the V3/S3 dtsi
Message-ID: <20201102100314.cshyfax6cjthyo55@gilmour.lan>
References: <20201029022000.601913-1-matteo.scordino@gmail.com>
 <20201030234325.5865-3-matteo.scordino@gmail.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
        protocol="application/pgp-signature"; boundary="xgxhhhhz73qrziqw"
Content-Disposition: inline
In-Reply-To: <20201030234325.5865-3-matteo.scordino@gmail.com>
Precedence: bulk


--xgxhhhhz73qrziqw
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Fri, Oct 30, 2020 at 11:43:21PM +0000, Matteo Scordino wrote:
> The Allwinner V3 and S3 can use PG6/7 as RX/TX for UART1. Since no other
> functions are assigned to those pins, they are a convenient choice for
> a debugging or application UART.
> This is specific to V3/S3 as the V3s's non-BGA package did not have
> those pins.
>=20
> Signed-off-by: Matteo Scordino <matteo.scordino@gmail.com>

Applied, thanks

Maxime

--xgxhhhhz73qrziqw
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYIAB0WIQRcEzekXsqa64kGDp7j7w1vZxhRxQUCX5/ZYgAKCRDj7w1vZxhR
xe8kAQD0FNBzey8cgKLzuOkCFV7cg5vuXzit8D18XhcuksmV6QEAxMu0wb9i8x+e
2J3OFzhs6AatlXGPJ92bZUFOvUrMsQ8=
=6EOs
-----END PGP SIGNATURE-----

--xgxhhhhz73qrziqw--