Received: by 2002:a05:6622:f08:0:0:0:0 with SMTP id l8csp4252338ivc; Tue, 3 Nov 2020 07:05:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJxKChxUVysj0NNNCg7006nKLSy3mGmmqf/lk8GDRyQ2BpmJmN5SGj3VkmWYzmxtuzF2c2Zk X-Received: by 2002:a50:f392:: with SMTP id g18mr5539964edm.140.1604415907660; Tue, 03 Nov 2020 07:05:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604415907; cv=none; d=google.com; s=arc-20160816; b=IqGZyfjGlPM3MbcujdbcWJgzAntdV25lo3Qr/geyciwO9be4PMJCvII58IAEHs6xX6 L442ZcwUm+7ci2ELCuRVfAS5AE4MvFV6unyZvDMEiIGQ+WQuZ5WME55Oc8MPmmrkL6xB 9Z0CgiChtyBuNHQT9cqLvA/AoMLiLzag/nS2o6yPYzwRwDsa7vlzELvVni4qcnKey1lo x3ILOv7GtAeDOyWR9O0fKdOCr0mw/KlP2wxiFim4KXZl7vSZxaZ2GEGmi3bDLEvL9NYN 5P//AnDPxwxtXvOPmiVj+ZPTBasQRnoHiK7XXG5L73ctuEU0rxTRuAb/dAkL+vlqeRvL 04PQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=p1znv2jWNrmi22OqPXW74w+OnkS6Me6ZJw6wE4UUB2k=; b=tndvk8HwB71SgT5wdXLm8mvOWhQzyIlQQDXAJVZ6UI9NZOhnGeTk6K+/cRixDPOVq1 /0lrTrc0b0rvK+ab1ggkZ/8B8rGS+qB4RWOUPqL6WvfMBkyyUN6nKHP7HBATKfWqZuxw 7nQeZbzIj2MUk/s74Nhu+wci3NOOPmoS0lgFW+jYxAI6ZhRXK3pskaRO7LxtZDXPCIz7 64U0itEUcOzveMzwVLO4E76DE1Iyjbha9GI/Qs7x2gUl0iLyQJ5cvchY/LihEDpqUk4J W4XoQvTd5NzVvc0M+ypXaWn2dPsFDKKaE3quYknLgr4au7qQLDGsSvGIM9vWza9Ym125 BZcA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=I1NnBJ4e; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r17si7854517ejr.194.2020.11.03.07.04.38; Tue, 03 Nov 2020 07:05:07 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=I1NnBJ4e; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728065AbgKCPAU (ORCPT + 99 others); Tue, 3 Nov 2020 10:00:20 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51890 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727787AbgKCO7U (ORCPT ); Tue, 3 Nov 2020 09:59:20 -0500 Received: from mail-pf1-x441.google.com (mail-pf1-x441.google.com [IPv6:2607:f8b0:4864:20::441]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5477EC0613D1 for ; Tue, 3 Nov 2020 06:59:20 -0800 (PST) Received: by mail-pf1-x441.google.com with SMTP id b3so14437680pfo.2 for ; Tue, 03 Nov 2020 06:59:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=p1znv2jWNrmi22OqPXW74w+OnkS6Me6ZJw6wE4UUB2k=; b=I1NnBJ4ePtd63zagyGAsfHOxT26rkFPYBstQvX4Xgfzo92xheALwY+4POfazC4MTId atBPEVEvT67aMa15ZhQ02hZK9Io+Mz3ywwqDt85Zlt5326o37C9h6DFKPJDmj9RkFXCR EU2QObPWjrbTJTHRlhi0bHMT41RyQxX/7JvJbUKJmDMI8L2mBR+LmyG9FP/rIliUXt9v /oAN29hbiXpu0HzpoQ7bHFKXuF3P5Xqx4JNU6vkYqe3/Xg+FYPLbY7wvyxd7L3y1fd5i b+HuafSadFgbIgTUAvt+hxIU1SuVgBMby67Hk8+sChdpzMYsnyb7wGf999JkKCHgNGZ+ tQRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=p1znv2jWNrmi22OqPXW74w+OnkS6Me6ZJw6wE4UUB2k=; b=ZVzaderHr731/KiKW0JjbBiWAZF0TlXVOykrZHAlcojY6mDq/jLO/QTxp/5XEd1ZKo H6CaJF30Yv3B8E4l+nPgAF03POliLmWpxvnqgBTxIDPE6j7ck/ilVOV/4/+6tiLo1rA7 VBjNuyAuDLlubLM0xAwQHfn00Umpqy2XtuzCZGMdoCeBCl+sffqqln2i+uy22f5WAM71 YHfm5VmcuSVILSFu4QERlsFiiUadcKT5veOfOSHFblNNx2dk8Me51WNLeZDfp9bHPdR3 5gm8G6cU20B9tuGltAYpQDXlneqeZmAnB4pXktoJzSWUnEqlxYepo58P3jAaRnnLHHyW Kzfw== X-Gm-Message-State: AOAM530YAIr9YS37YvVmQoU59V2dLF+ufF1Lpa3C+78QC60sIbL/x/Lg 3dbiv+qc4tZGcqB2nLgSc/k= X-Received: by 2002:a62:e40b:0:b029:18b:2d21:45cd with SMTP id r11-20020a62e40b0000b029018b2d2145cdmr4554889pfh.36.1604415559916; Tue, 03 Nov 2020 06:59:19 -0800 (PST) Received: from Thiru.localdomain ([27.104.143.83]) by smtp.gmail.com with ESMTPSA id j140sm8346047pfd.216.2020.11.03.06.59.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Nov 2020 06:59:18 -0800 (PST) From: Thirumalesha Narasimhappa To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Shivamurthy Shastri , Boris Brezillon , Chuanhong Guo , linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Thirumalesha Narasimhappa Subject: [PATCH v5] mtd: spinand: micron: add support for MT29F2G01AAAED Date: Tue, 3 Nov 2020 22:59:01 +0800 Message-Id: <20201103145901.29372-1-nthirumalesha7@gmail.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The MT29F2G01AAAED is a single die, 2Gb Micron SPI NAND Flash with 4-bit ECC Signed-off-by: Thirumalesha Narasimhappa --- v5: As per the review comments, the changes were reverted to the v2, except the MT29F2G01AAAED device related (including the review comments) v4: Split patch into two parts, 1. Generalise the oob structure name & function names as show in v3 2. Add support for MT29F2G01AAAED device a. Add oob section check in micron_ooblayout_free function b. Rename mt29f2g01aaaed_* to generic name micron_4_* v3: As per the review comments, 1. Renamed read_cache_variants as quadio_read_cache_variants, write_cache_variants as x4_write_cache_variants/x1_write_cache_variants, update_cache_variants as x4_update_cache_variants/x1_update_cache_variants, read_cache_variants as x4_read_cache_variants 2. Renamed micron_8_ooblayout as micron_grouped_ooblayout & mt29f2g01aaaed_ooblayout as micron_interleaved_ooblayout 3. Generalized page size based oob section check in mt29f2g01aaaed_ooblayout_ecc function and separate case check for two bytes BBM reserved in mt29f2g01aaaed_ooblayout_free function 4. Removed mt29f2g01aaaed_ecc_get_status function & MICRON_STATUS_ECC_1TO4_BITFLIPS v2: Removed SPINAND_SELECT_TARGET as per the comments & fixed typo errors v1: Add support for Micron SPI Nand device MT29F2G01AAAED drivers/mtd/nand/spi/micron.c | 64 +++++++++++++++++++++++++++++++++++ 1 file changed, 64 insertions(+) diff --git a/drivers/mtd/nand/spi/micron.c b/drivers/mtd/nand/spi/micron.c index 5d370cfcdaaa..0b1e48d5c9d4 100644 --- a/drivers/mtd/nand/spi/micron.c +++ b/drivers/mtd/nand/spi/micron.c @@ -44,6 +44,19 @@ static SPINAND_OP_VARIANTS(update_cache_variants, SPINAND_PROG_LOAD_X4(false, 0, NULL, 0), SPINAND_PROG_LOAD(false, 0, NULL, 0)); +/* Micron MT29F2G01AAAED Device */ +static SPINAND_OP_VARIANTS(micron_4_read_cache_variants, + SPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0)); + +static SPINAND_OP_VARIANTS(micron_4_write_cache_variants, + SPINAND_PROG_LOAD(true, 0, NULL, 0)); + +static SPINAND_OP_VARIANTS(micron_4_update_cache_variants, + SPINAND_PROG_LOAD(false, 0, NULL, 0)); + static int micron_8_ooblayout_ecc(struct mtd_info *mtd, int section, struct mtd_oob_region *region) { @@ -74,6 +87,47 @@ static const struct mtd_ooblayout_ops micron_8_ooblayout = { .free = micron_8_ooblayout_free, }; +static int micron_4_ooblayout_ecc(struct mtd_info *mtd, int section, + struct mtd_oob_region *region) +{ + struct spinand_device *spinand = mtd_to_spinand(mtd); + + if (section >= spinand->base.memorg.pagesize / + mtd->ecc_step_size) + return -ERANGE; + + region->offset = (section * 16) + 8; + region->length = 8; + + return 0; +} + +static int micron_4_ooblayout_free(struct mtd_info *mtd, int section, + struct mtd_oob_region *region) +{ + struct spinand_device *spinand = mtd_to_spinand(mtd); + + if (section >= spinand->base.memorg.pagesize / + mtd->ecc_step_size) + return -ERANGE; + + if (section) { + region->offset = 16 * section; + region->length = 8; + } else { + /* section 0 has two bytes reserved for the BBM */ + region->offset = 2; + region->length = 6; + } + + return 0; +} + +static const struct mtd_ooblayout_ops micron_4_ooblayout = { + .ecc = micron_4_ooblayout_ecc, + .free = micron_4_ooblayout_free, +}; + static int micron_select_target(struct spinand_device *spinand, unsigned int target) { @@ -217,6 +271,16 @@ static const struct spinand_info micron_spinand_table[] = { SPINAND_ECCINFO(µn_8_ooblayout, micron_8_ecc_get_status), SPINAND_SELECT_TARGET(micron_select_target)), + /* M69A 2Gb 3.3V */ + SPINAND_INFO("MT29F2G01AAAED", + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x9F), + NAND_MEMORG(1, 2048, 64, 64, 2048, 80, 2, 1, 1), + NAND_ECCREQ(4, 512), + SPINAND_INFO_OP_VARIANTS(µn_4_read_cache_variants, + µn_4_write_cache_variants, + µn_4_update_cache_variants), + 0, + SPINAND_ECCINFO(µn_4_ooblayout, NULL)), }; static int micron_spinand_init(struct spinand_device *spinand) -- 2.25.1