Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp1307860pxb; Fri, 6 Nov 2020 06:31:46 -0800 (PST) X-Google-Smtp-Source: ABdhPJzgAZJxBzuWfas79QCRJ9SAWHP+Xw1/WX105BQYfPyD3AYEQdNrzrOEi/pccKvv8jNzc2f0 X-Received: by 2002:a17:906:d8b3:: with SMTP id qc19mr2238073ejb.222.1604673106012; Fri, 06 Nov 2020 06:31:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604673106; cv=none; d=google.com; s=arc-20160816; b=sAL66NY4beXXP973TK6TGrnr+hNE6PmfQa9WDKu/yU2SOhPnBNXKgnO0EqAoCJTLnE aJw2wV+iK8NF3MKtIrvhoDOfYyrLdkXTeEsheLjb5nYkO63D3IDN5+l6i9ARSpEFUhLz Gi7DbWhDssUbv6NV1weRslJcM1d7lw+pXe2XZVOs2fbtkaFv3/N2jEpB+aUJaR/uGTRI ol8kvN7oMDaOLHudZiZtKIbNDpYnIpaeG5TfJsP+0S3CcsaYcHDdW143Gmbz5Us+z4ly 5YNWf+RGtZvYYXwd3w68/ttkEK1dbImrKVp2JXP95oVx9rgGZeZel6/1/NE9TAhywr/p C4BA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=m4sL72j84R47QycVsnsicRm6ltqmghjuS6NlUF00PZI=; b=DpUOMp03IIhs96E++9mLJ1CecmhUx8WYlGy5+DJJkPUQ3BdejmhmIY9gD70Fehm1+F EG8DbIeX3ELrJgNAWM8GCB9S8ykso5JXv3ZwowdoPgn91FlAeeK15OOy1EQAu8OSZJiC RIDta1X1e+EXiJH47rO2va/8DBUVUT330Pg47ssHJ/UPWAoX3GRNtGQeIte3rGZZsbhC 0ssznahVQ1AXv9iW7zh9Uz1MJU2tIrusi+fXRBT+pbZ+kvA+anzCuedRrjGqpOInDI6S poeBNGmnQJZi2fmBB5eL0CLhppwkczsyaq9b9uZkSPcdz+NM9SAMeeyMFSRY6FPXwYQ8 6/Dw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=VF21kubq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z26si895269eje.469.2020.11.06.06.31.21; Fri, 06 Nov 2020 06:31:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=VF21kubq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727233AbgKFO2s (ORCPT + 99 others); Fri, 6 Nov 2020 09:28:48 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43836 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726708AbgKFO2s (ORCPT ); Fri, 6 Nov 2020 09:28:48 -0500 Received: from mail-pg1-x542.google.com (mail-pg1-x542.google.com [IPv6:2607:f8b0:4864:20::542]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7AFF3C0613D2 for ; Fri, 6 Nov 2020 06:28:48 -0800 (PST) Received: by mail-pg1-x542.google.com with SMTP id z24so1070975pgk.3 for ; Fri, 06 Nov 2020 06:28:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=m4sL72j84R47QycVsnsicRm6ltqmghjuS6NlUF00PZI=; b=VF21kubqqziFC4me+QI38duNcceD9mNHFSMrDlgo5oJMSxIQAfXVIQ2X2uw0H93wzG 2WYarJmeHJtmfpIexbDnudvJSdrUj0xF9HmwXYCp8i7eabbNTja+zKKykZrq5JWmKGpd j/9XiDi30PGPTZaVtlYh9QQGAqiChCfIbCKTVG2owJ0wslz41mVjMM+Q5zhEMjijNyH+ FPvJoWkuI2+UfsNJ4vopOAVaDPrl527JwhtSdY0lwChkRX2NVO6uGx2PiXTmH5n5h7d/ zi0q4l19lXNfYZFjsdB6CupJyu9F/6LE9WUJqsAKddnX0OsoZiCFEBTPhhEirRzZ4LW7 IgqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=m4sL72j84R47QycVsnsicRm6ltqmghjuS6NlUF00PZI=; b=diD5TFHVJdcMED1TQxs3cx0uyIBGN0q52Y/EYcXy1C0osT4nf7DDzG19/HbXQyFSU6 XY3O30za5nbsStcjnOPTMKx09f+q4aw/5tuJM9Ns2IPnl5+aE/LE32LcSCr7ZVsS3LQe NJYIER1AtuKX/PY5CS6ejtOO7STe3OAljUIDx056GFS2V1Z6C+28BkyoOiPHt5NWA4Qn exGn9pAoe4MWSCOK+BwuGRuXyOD0qB9ltibHhgCY+2FgE0+rm/lQ9pyPOWls56FSYzGy MTZqrqwpfVvGFtMl9yVIf0FJKBidz6iFEqvhLirguG6vBzGRQSHlECMEmgHdJvlTlRZf VnEQ== X-Gm-Message-State: AOAM531+lk00ej1qoI0vzSzo8HD+VYB60Zzb81+IrBZTIdevK19rNmAw CpsEMsObnZ6PNk+SxcxNId4= X-Received: by 2002:a17:90a:c7c3:: with SMTP id gf3mr2837790pjb.140.1604672928091; Fri, 06 Nov 2020 06:28:48 -0800 (PST) Received: from IGL6397W.cw01.contiwan.com ([27.104.143.83]) by smtp.gmail.com with ESMTPSA id gq24sm2919989pjb.30.2020.11.06.06.28.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Nov 2020 06:28:46 -0800 (PST) From: Thirumalesha Narasimhappa To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Shivamurthy Shastri , Boris Brezillon , Chuanhong Guo , linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Thirumalesha Narasimhappa Subject: [PATCH v6] mtd: spinand: micron: add support for MT29F2G01AAAED Date: Fri, 6 Nov 2020 22:28:38 +0800 Message-Id: <20201106142838.7772-1-nthirumalesha7@gmail.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The MT29F2G01AAAED is a single die, 2Gb Micron SPI NAND Flash with 4-bit ECC Signed-off-by: Thirumalesha Narasimhappa --- v6: Reverted the SPINAND_OP_VARIANTS() as they were in v4 for MT29F2G01AAAED device v5: As per the review comments, the changes were reverted to the v2, except the MT29F2G01AAAED device related (including the review comments) v4: Split patch into two parts, 1. Generalise the oob structure name & function names as show in v3 2. Add support for MT29F2G01AAAED device a. Add oob section check in micron_ooblayout_free function b. Rename mt29f2g01aaaed_* to generic name micron_4_* v3: As per the review comments, 1. Renamed read_cache_variants as quadio_read_cache_variants, write_cache_variants as x4_write_cache_variants/x1_write_cache_variants, update_cache_variants as x4_update_cache_variants/x1_update_cache_variants, read_cache_variants as x4_read_cache_variants 2. Renamed micron_8_ooblayout as micron_grouped_ooblayout & mt29f2g01aaaed_ooblayout as micron_interleaved_ooblayout 3. Generalized page size based oob section check in mt29f2g01aaaed_ooblayout_ecc function and separate case check for two bytes BBM reserved in mt29f2g01aaaed_ooblayout_free function 4. Removed mt29f2g01aaaed_ecc_get_status function & MICRON_STATUS_ECC_1TO4_BITFLIPS v2: Removed SPINAND_SELECT_TARGET as per the comments & fixed typo errors v1: Add support for Micron SPI Nand device MT29F2G01AAAED drivers/mtd/nand/spi/micron.c | 64 +++++++++++++++++++++++++++++++++++ 1 file changed, 64 insertions(+) diff --git a/drivers/mtd/nand/spi/micron.c b/drivers/mtd/nand/spi/micron.c index 5d370cfcdaaa..317866c077de 100644 --- a/drivers/mtd/nand/spi/micron.c +++ b/drivers/mtd/nand/spi/micron.c @@ -44,6 +44,19 @@ static SPINAND_OP_VARIANTS(update_cache_variants, SPINAND_PROG_LOAD_X4(false, 0, NULL, 0), SPINAND_PROG_LOAD(false, 0, NULL, 0)); +/* Micron MT29F2G01AAAED Device */ +static SPINAND_OP_VARIANTS(x4_read_cache_variants, + SPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0), + SPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0)); + +static SPINAND_OP_VARIANTS(x1_write_cache_variants, + SPINAND_PROG_LOAD(true, 0, NULL, 0)); + +static SPINAND_OP_VARIANTS(x1_update_cache_variants, + SPINAND_PROG_LOAD(false, 0, NULL, 0)); + static int micron_8_ooblayout_ecc(struct mtd_info *mtd, int section, struct mtd_oob_region *region) { @@ -74,6 +87,47 @@ static const struct mtd_ooblayout_ops micron_8_ooblayout = { .free = micron_8_ooblayout_free, }; +static int micron_4_ooblayout_ecc(struct mtd_info *mtd, int section, + struct mtd_oob_region *region) +{ + struct spinand_device *spinand = mtd_to_spinand(mtd); + + if (section >= spinand->base.memorg.pagesize / + mtd->ecc_step_size) + return -ERANGE; + + region->offset = (section * 16) + 8; + region->length = 8; + + return 0; +} + +static int micron_4_ooblayout_free(struct mtd_info *mtd, int section, + struct mtd_oob_region *region) +{ + struct spinand_device *spinand = mtd_to_spinand(mtd); + + if (section >= spinand->base.memorg.pagesize / + mtd->ecc_step_size) + return -ERANGE; + + if (section) { + region->offset = 16 * section; + region->length = 8; + } else { + /* section 0 has two bytes reserved for the BBM */ + region->offset = 2; + region->length = 6; + } + + return 0; +} + +static const struct mtd_ooblayout_ops micron_4_ooblayout = { + .ecc = micron_4_ooblayout_ecc, + .free = micron_4_ooblayout_free, +}; + static int micron_select_target(struct spinand_device *spinand, unsigned int target) { @@ -217,6 +271,16 @@ static const struct spinand_info micron_spinand_table[] = { SPINAND_ECCINFO(µn_8_ooblayout, micron_8_ecc_get_status), SPINAND_SELECT_TARGET(micron_select_target)), + /* M69A 2Gb 3.3V */ + SPINAND_INFO("MT29F2G01AAAED", + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x9F), + NAND_MEMORG(1, 2048, 64, 64, 2048, 80, 2, 1, 1), + NAND_ECCREQ(4, 512), + SPINAND_INFO_OP_VARIANTS(&x4_read_cache_variants, + &x1_write_cache_variants, + &x1_update_cache_variants), + 0, + SPINAND_ECCINFO(µn_4_ooblayout, NULL)), }; static int micron_spinand_init(struct spinand_device *spinand) -- 2.25.1