Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp2823807pxb; Sun, 8 Nov 2020 15:17:09 -0800 (PST) X-Google-Smtp-Source: ABdhPJw5kMrsLHO+2G4zwikM9x+p1CFJ5oDwMai4tt//+wRkAF9POiaqF5PMZ9bncz/7ejKDqclJ X-Received: by 2002:a17:906:1412:: with SMTP id p18mr12286115ejc.480.1604877429530; Sun, 08 Nov 2020 15:17:09 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604877429; cv=none; d=google.com; s=arc-20160816; b=Nnz4vVzxTD02Ax/Vw/h7gXgqVOh4iVEScxVWyJsznC6ytR6+PYXCpYvZTZWxAQJDP7 5PTVNO42wEet3Htgk5Pktsh1dsU0VE77Kf3VbjqJnFqVjiXViwaYwAa98FrHfrmI6t+9 hzJS6yUNFJQ+MnnbwQZzXV6u3p+P+NidEl1xY621TT5TeFQ9QAo2/thNieqtpy9PJPZK opzGa/cEHArUZnF8EVqAzXUVCXtldJP8wPCjpt0u6nHK/vsWQI0RCVLJGMN9xBfXqZZh 1JNomxohHWqS7psyAJJzd//+DMmRYNNFpsh+NEksJIUOR2sXHbdPhFfra5+9PM4mgQqk xqLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=GpwE1x3CIG6b9Wi8HxkgZa2d6ji3uw0IIdWcFdioN5o=; b=XDKmXWmQ4HrTJPLvNu697bnT3llhuqNE9B1+WeXfHJ7WrH7TDY9Ph9wxmcYDygqirq hSijF7PUKE6kwUdFM/lJ1KyHaoVlHiGPHAftMcBaPbhy+SfZWWBSt63rLG62w/8TMp9V J/MsdCuTLClaZpPxHC7HofxzVZidYltvmhQjDXEXQdkiY8v3xatC2F0nftIwcD97H+De VoiHk21jdB80jYhF2JSLlyv5PtThmTQYF99Ffj93kEfRkQ3+yj0558SCPupPjr3PLqmA Aih1I5B7ojAAW4lJmtPgHQ8uTtv108rirdHJoQLJJyVnf2ruVn/GEaQUNaWBe96HjT1p IYjg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d18si5573041ejr.174.2020.11.08.15.16.46; Sun, 08 Nov 2020 15:17:09 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728973AbgKHXPa (ORCPT + 99 others); Sun, 8 Nov 2020 18:15:30 -0500 Received: from gloria.sntech.de ([185.11.138.130]:45296 "EHLO gloria.sntech.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728928AbgKHXP3 (ORCPT ); Sun, 8 Nov 2020 18:15:29 -0500 Received: from p508fc9d6.dip0.t-ipconnect.de ([80.143.201.214] helo=phil.localnet) by gloria.sntech.de with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1kbtu8-0005QO-Bn; Mon, 09 Nov 2020 00:15:24 +0100 From: Heiko Stuebner To: Rob Herring , Jagan Teki Cc: Suniel Mahesh , Michael Trimarchi , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amarula , Jagan Teki Subject: Re: [PATCH v4 0/7] arm64: dts: rockchip: Add Engicam PX30.Core Date: Mon, 09 Nov 2020 00:15:23 +0100 Message-ID: <2320954.tcIoyGMtcG@phil> In-Reply-To: <20200929083217.25406-1-jagan@amarulasolutions.com> References: <20200929083217.25406-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Am Dienstag, 29. September 2020, 10:32:10 CET schrieb Jagan Teki: > PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. > > PX30.Core needs to mount on top of Engicam baseboards for creating > complete platform boards. > > Possible baseboards are, > - EDIMM2.2 Starter Kit > - C.TOUCH 2.0 Carrier Board > > Changes for v4: > - collect Rob A-b > Changes for v3: > - resolved Johan comments about sorting node properties > - add copyright to Amarula Solutions > - update px30 dtsi author > Changes for v2: > - include C.TOUCH 2.0 carrier board > - skip 10" OF LCD as it requires separate dts with panel support. > > Note: These baseboards can be used for i.MX8 SOM's as well. So having > baseboard on respective SoC seems to be easy rather than making it > common across all. > > Any inputs? > Jagan. > > Jagan Teki (6): > dt-bindings: arm: rockchip: Add Engicam PX30.Core EDIMM2.2 Starter Kit > arm64: dts: rockchip: px30: Add Engicam EDIMM2.2 Starter Kit > arm64: dts: rockchip: Add Engicam PX30.Core EDIMM2.2 Starter Kit > dt-bindings: arm: rockchip: Add Engicam PX30.Core C.TOUCH 2.0 > arm64: dts: rockchip: px30: Add Engicam C.TOUCH 2.0 > arm64: dts: rockchip: Add Engicam PX30.Core C.TOUCH 2.0 > > Michael Trimarchi (1): > arm64: dts: rockchip: Add Engicam PX30.Core SOM I've applied the patches for 5.11 with some changes: (1) engicam,px30-px30-core became engicam,px30-core (2) px30-px30-core.dtsi became px30-engicam-px30-core.dtsi That double px30 is unnecessary and confusing in compatibles and the px30-core thingy needed something less generic, as that is not px30-specific but specific to the engicam boards. Heiko