Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp3158634pxb; Mon, 9 Nov 2020 04:20:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJx3zm1WvqSQsJfIg0V/q/yunk46zBNya2keXzyeSqTXBl58AiYN7tHwa57eZNb/doQbSmqm X-Received: by 2002:a17:906:65b:: with SMTP id t27mr14366255ejb.74.1604924407129; Mon, 09 Nov 2020 04:20:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604924407; cv=none; d=google.com; s=arc-20160816; b=0w5E3/B9PqrjU+GjQrSLKPUXBO7DIIowZW2YSwYsoIRPtZQCSi3VgZzz5F+1scEWgW 6Pmw0uPI2Uivtrv5LrxaGWE0xKgLtF086Ck9bi/NIYZwsnb75ef7UDJ9UOf7erm/ZrCj Qjb+HSxIv+J8qLBINSIH2IQHgqYUx8au9XGuV9855SyBy24PVGmJZ2h0+0QA6c8/BgLm hz+o/83ZwHsCoGrqakKKP8igZ1J9dyLH6Oaj+K33jMNIeo57Sps8LpEH+SteraJ3aRlG x9Rm7M1WWvKOFZMV5NXZtXUHEH2SOIqDRtJG46GefyKP2R6uSU5568rotLkRUe+75aUc J9BA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=0ECS4fSUjBtwy6Ka0FJ1351R2BmrDJGaIrqok5xLHqc=; b=1AAy3M42V7sh1YejwVuEX6iPHe4DWkl75ciTKprdWJOB1Aoa0BlvFZx91Q5MYJ7032 HuOED+3p334sotlIraOkBRSdEKyFuV0vHm1ce+7GRZ+08mi/VS2qbOMDx3e0wThzqT0L 4J4TSyPA0tjBx3mcyJaNIS261+2zW4uqKd8xEn/xkh6I5nfGrJbAIepMcDKh5ASd1cFW 74lufrrNfrlneQsZFbHRbfUVCS+GoHvz4B91XDdryGrMxgU0Ut+twmEK3JJnArUKxomI 7GCKthD9gpFOfdENCIDDpu1/R38y+ceB2nfe5bEcJIpe70+l2nSLpevYGiWrlZrEJADu Y4KA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@0x0f.com header.s=google header.b=DxTb+0Te; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 5si7553098edh.141.2020.11.09.04.19.44; Mon, 09 Nov 2020 04:20:07 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@0x0f.com header.s=google header.b=DxTb+0Te; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729599AbgKIMSY (ORCPT + 99 others); Mon, 9 Nov 2020 07:18:24 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42772 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726956AbgKIMSY (ORCPT ); Mon, 9 Nov 2020 07:18:24 -0500 Received: from mail-pf1-x441.google.com (mail-pf1-x441.google.com [IPv6:2607:f8b0:4864:20::441]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 396DAC0613CF for ; Mon, 9 Nov 2020 04:18:24 -0800 (PST) Received: by mail-pf1-x441.google.com with SMTP id c20so8007408pfr.8 for ; Mon, 09 Nov 2020 04:18:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=0ECS4fSUjBtwy6Ka0FJ1351R2BmrDJGaIrqok5xLHqc=; b=DxTb+0Te0zpg9F3FsAG34GuTxjXeWUPuvJrwvHPeKZSxo9ZoOtHRVx81kpvTcsOfo8 oR+SMQtkwI5rzaIQudhw95vV2rkohZiS27WQlUwkJfclYxfeps+0wWMDqTVaAXeuUA9J 7AQKzbmzBfZSNbhm0BM7vSIvZaa9CsOctK/Yw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=0ECS4fSUjBtwy6Ka0FJ1351R2BmrDJGaIrqok5xLHqc=; b=Ek4q1XisfRIAxhravU1tnFuRtwRX4RM89LrjuAO87zunLazPmCZh2wIcCmlZcd76bm 7eMZEn7pzIxfHAkAWFmPMNNPHsu/Gez2WUs1ud3vy2WolxSvHlpWrF07sE0Fpq/F2Vjt hteshsIiDJv0/eoQ1kK62PscRr5PWwpueIa+rrkOqKjbXjdzySZln6ck95r1MJQtt+aD aj8heufrbiRlvd0FYsw5HZHbbuI0Dq6r+MKpID70XnnHnAechWA5R5v1Tcfw7F3Avj9o 8l5yMRnePzLX9OcvzZY9RmAIjrad8zJInLjOcc9zecApziI/FMgytlkb7my1JuIyx5KP GdFg== X-Gm-Message-State: AOAM532MqPDe77D5nJrQj3F5sZKOJ/kciwa42LHOMZY3dlH5HZ2tkABY AYQKoCVlbWu+2SVKPp7Huw3pxw== X-Received: by 2002:a65:6649:: with SMTP id z9mr12193992pgv.18.1604924303784; Mon, 09 Nov 2020 04:18:23 -0800 (PST) Received: from shiro.work (p1268123-ipngn200803sizuokaden.shizuoka.ocn.ne.jp. [118.13.124.123]) by smtp.googlemail.com with ESMTPSA id i123sm11425204pfc.13.2020.11.09.04.18.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Nov 2020 04:18:23 -0800 (PST) From: Daniel Palmer To: soc@kernel.org, linux-gpio@vger.kernel.org Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linus.walleij@linaro.org, maz@kernel.org, w@1wt.eu, Daniel Palmer Subject: [PATCH v3 0/5] Add GPIO support for MStar/SigmaStar ARMv7 Date: Mon, 9 Nov 2020 21:17:26 +0900 Message-Id: <20201109121731.1537580-1-daniel@0x0f.com> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org At the moment the MStar/SigmaStar support is only really capable of shell from an initramfs and not much else. Most of the interesting drivers are blocked on clock and pinctrl drivers and those are going to take me a little while to get cleaned up. Clock and pinctrl aren't needed for basic GPIO to work (all pins start off as GPIOs..) and it makes it possible to actually do something so this series adds everything that is needed for the main GPIO block in these chips. Changes since v2: - Numerous style and code cleanups as suggested by Andy Shevchenko, Linus Walleij, Marc Zyngier and Rob Herring. - Pad names moved out of the binding header because they are no longer needed there. The pin/pad numbers are still there as I couldn't think of a better way to do this. meson8b-gpio.h seems to be similar. Changes since v1: - Moves the binding header commit before the yaml commit - Fixes the license on the binding header to include BSD-2-Clause - The driver has been reworked to use the gpiolib irqchip functionality as suggested by Linus[0]. I think I got this right. The gpio controller doesn't actually do anything with interrupts itself.. It just happens to have 4 lines that are also wired to lines on one of the interrupt controllers. - Now that the driver is an interrupt controller in it's own right for the gpio lines that have associated interrupts the binding description has been updated to add the interrupt-controller bits and remove the description of the interrupt-names that described how the interrupts used to be passed in. Daniel Palmer (5): dt-bindings: gpio: Add a binding header for the MSC313 GPIO driver dt-bindings: gpio: Binding for MStar MSC313 GPIO controller gpio: msc313: MStar MSC313 GPIO driver ARM: mstar: Add gpio controller to MStar base dtsi ARM: mstar: Fill in GPIO controller properties for infinity .../bindings/gpio/mstar,msc313-gpio.yaml | 62 +++ MAINTAINERS | 3 + arch/arm/boot/dts/mstar-infinity.dtsi | 7 + arch/arm/boot/dts/mstar-v7.dtsi | 10 + drivers/gpio/Kconfig | 11 + drivers/gpio/Makefile | 1 + drivers/gpio/gpio-msc313.c | 460 ++++++++++++++++++ include/dt-bindings/gpio/msc313-gpio.h | 53 ++ 8 files changed, 607 insertions(+) create mode 100644 Documentation/devicetree/bindings/gpio/mstar,msc313-gpio.yaml create mode 100644 drivers/gpio/gpio-msc313.c create mode 100644 include/dt-bindings/gpio/msc313-gpio.h -- 2.29.2