Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp3370376pxb; Mon, 9 Nov 2020 09:23:47 -0800 (PST) X-Google-Smtp-Source: ABdhPJzRTTg5ptCpoIZohLsNMMG1qhApoSgpSz/DMgTktubCULRbKBx1fPV99QZEWlCRCstIJJ6D X-Received: by 2002:a50:9fe6:: with SMTP id c93mr16340351edf.30.1604942627130; Mon, 09 Nov 2020 09:23:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604942627; cv=none; d=google.com; s=arc-20160816; b=frTkBtv9tTreRsnxEAVx74rpOD7yDXrGIP2DcS2b765ch8YLV5mYF5mEbpS/K2VTKr 35JoubPB/w53OUz5eF8VVrQXUh7mgY57W72Bs+f/9rB6goTYx0CBfzZT2UsfpDx4ejT9 dJ1e8d+BxFW0CIYk0Lc+YKBI/N7MCQHJPWGEVFE+rHO126Z7wKW+ppGUZw66OPtRLKAw U/jddvvCTqoWpLwppmyaIzd/YKuXIixC0DE2tpe480URiyjv7bq0+bRSsjQM940y0cpg SDCpxnDNhejAV4EEvVAbQyF+BSWHWsqR+ng5abrimqe4HJgPjLuMadDRutRIEuA6IvWu M9pg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=Clx46F4u8hOWqYpY3ymeHhJVmnhiU7uZtOTGztDuxk4=; b=u0YPIY+BLwdoN/Z/0Lh5nK/bHOt+OWjvWwVvtLZQyyKhbkj/6cePk2EygSNx7GR9mq VJRKzwMepV0bOKFLTN+mDneDBEAxaJWZMEull1NFNXgwxjEVaqFcDeDHD8xpS+lsBOFB VmP4ayZ5pz6l049XGClg1/0YwORY6pSzdqcfvlkzDhMIIaqj1aiQ2az6Kmk3GxrFyYwn JYdD7Gf/WH1aWrsYCxA7Tfbc3IedxiKPIVIBjO11IO12Zwf6L2H4XdwcdCzWLmom+pLD TNcNxSQJVHAH8WT0Z105gDvzs7nJM2Z9eQ3cd66Dx13osehS+6Q+F0VN2hX8fvxK8mKm +fTQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=rZPXUZBX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f24si5934919edw.120.2020.11.09.09.23.24; Mon, 09 Nov 2020 09:23:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=rZPXUZBX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731112AbgKIRT7 (ORCPT + 99 others); Mon, 9 Nov 2020 12:19:59 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:1298 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731055AbgKIRT6 (ORCPT ); Mon, 9 Nov 2020 12:19:58 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Mon, 09 Nov 2020 09:19:53 -0800 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 9 Nov 2020 17:19:56 +0000 Received: from vidyas-desktop.nvidia.com (10.124.1.5) by mail.nvidia.com (172.20.187.12) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Mon, 9 Nov 2020 17:19:52 +0000 From: Vidya Sagar To: , , , , , , , CC: , , , , , , Subject: [PATCH V4 2/6] PCI: tegra: Map configuration space as nGnRnE Date: Mon, 9 Nov 2020 22:49:33 +0530 Message-ID: <20201109171937.28326-3-vidyas@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201109171937.28326-1-vidyas@nvidia.com> References: <20201109171937.28326-1-vidyas@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1604942393; bh=Clx46F4u8hOWqYpY3ymeHhJVmnhiU7uZtOTGztDuxk4=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=rZPXUZBXztsTbc8LlDrIF09C9U3Ln8NryK9Dfd8fEHMqNE73bze8mwzyekjFN0aE3 DoJdibXO5DMg4EJ5pnT8TzIZrvjIM/CSajDA916z4NOCFi1GKjvw6cnv50O6r5/ssZ wt88bv57PzOL/4wWBv9RSkDhzBjA5GFdazNOnrZ0x2/L7iWjCQgXv6CDXg6dL5GhSa tTEnNHg3yxqgBxcPTS+FKmVgtDInyKekMRcvmmvOQ/ChugqPrnnbC59g0+K7E+ImMa X+EhPMUz3sYUwYjOZw88re3/Ezb4eSVeP4BNw68Op54/Hwl7x6ghF3RLMG1NtM1k4z yKGl3k/uu+msg== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org As specified in the comment for pci_remap_cfgspace() define in arch/arm64/include/asm/io.h file, PCIe configuration space should be mapped as nGnRnE. Hence changing to dev_pci_remap_cfgspace() from devm_ioremap_resource() for mapping DBI space as that is nothing but the root port's own configuration space. Signed-off-by: Vidya Sagar --- V4: * None V3: * None V2: * Changed 'Strongly Ordered' to 'nGnRnE' drivers/pci/controller/dwc/pcie-tegra194.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c index b172b1d49713..7a0c64436861 100644 --- a/drivers/pci/controller/dwc/pcie-tegra194.c +++ b/drivers/pci/controller/dwc/pcie-tegra194.c @@ -2108,7 +2108,9 @@ static int tegra_pcie_dw_probe(struct platform_device *pdev) } pcie->dbi_res = dbi_res; - pci->dbi_base = devm_ioremap_resource(dev, dbi_res); + pci->dbi_base = devm_pci_remap_cfgspace(dev, + dbi_res->start, + resource_size(dbi_res)); if (IS_ERR(pci->dbi_base)) return PTR_ERR(pci->dbi_base); -- 2.17.1