Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp232024pxb; Wed, 11 Nov 2020 02:09:46 -0800 (PST) X-Google-Smtp-Source: ABdhPJwo2eyiEvRM0k8Lt91T+Z5dO6Rk76Ezli0Qo07utQf+RTSK1JKKHzE0/1rybH3yPnF9+sGi X-Received: by 2002:a17:906:3b89:: with SMTP id u9mr24013929ejf.436.1605089385946; Wed, 11 Nov 2020 02:09:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605089385; cv=none; d=google.com; s=arc-20160816; b=zbs6eIvmMig8TGF05/j4TBMyx49JWlqlDinuNXcF1Cveh5X3sRZvDBfDvDyus81nkN tudf7P/YXbebqjZrAPq5qhJIUExSiomXmUTW6v02vuXNHSwKALjHLOdzIbCT4ftHCKh9 XjHzsQ4r+qRAVWb3e6RnLidcR0k7bId6wOZyC1NLYCbG9YvhiQTB6LfXS9nNJied+AaE Wptqx/xXOvz7dmRyyWcIHECxAgiiaJZrjuwcPzgyTHbs0/GCpk/ySxOMILlp9ZZYrpmn ud3HM7+mvP3qHny9gGgbHU7mvvCqIwsEAcMiCL3PfN6hIbfqMHatNlRKnutkr5uNuWxu pRgA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=lhNVmiGRjKtWj6Yv/r78yPNvE9PCgYoouxIq1h1Gu1E=; b=U3rmXRytIgNcoXeZLDiU7Ds1U0SdUXrhGBNNCSxzyZFAyyHB9w/8vpEuLrvS5EliQX whyszc62836cZe4ESbTRsBCZdvDaDAhKGevtr8aNj4fuMRCkL9APYzbVAXup7DASj0ZW 01qG3g7oF3vGInmpaRh8PjLwDCuZdiTprngYUA8BmHCJEnk1cgrudwMKbiGqhSTK0eiU qpYd7DJxQiw77ghKFiCDtLG242YzVScCEs3q8wcu1BPg845H65Gsajy9vFPIIQKlkDZ9 8GjVDXa+EWVZeLKmFm5gOXY2tnsCRDB5L0fUoT/UHFJFRi1HDhpg46QNbQshuJhJ2+WJ QUJg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eGNQ2RRH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a42si1466804edf.535.2020.11.11.02.09.22; Wed, 11 Nov 2020 02:09:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=eGNQ2RRH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727428AbgKKKHe (ORCPT + 99 others); Wed, 11 Nov 2020 05:07:34 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49164 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727424AbgKKKHd (ORCPT ); Wed, 11 Nov 2020 05:07:33 -0500 Received: from mail-wr1-x442.google.com (mail-wr1-x442.google.com [IPv6:2a00:1450:4864:20::442]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 78F77C0613D1 for ; Wed, 11 Nov 2020 02:07:32 -0800 (PST) Received: by mail-wr1-x442.google.com with SMTP id j7so1958657wrp.3 for ; Wed, 11 Nov 2020 02:07:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=lhNVmiGRjKtWj6Yv/r78yPNvE9PCgYoouxIq1h1Gu1E=; b=eGNQ2RRHPn8cIvHZO7W4KaoAKsbVJhZjhfzPqRGC2E+OfIx30kHsq0DJcAkvBU9OMs AmOLn20fUak02DJ3SAY714hKnBLIoBHRFGbLOf3BmGV1eJV0a1QB2NmhkIb1WdOU6tet d1ctqz5Ryqt+fcIqWorFXkXKLV6wHQHT3Q/ZvExgP/W4txFJv8YEJ2eIzl8F1MQykxfQ a0QYbpgU/9iZcJEkasGFv4rkKUjiGQd0OS98RRWTJwzFRPWpkIJNzGp+MmKSrU6pZqlH 9SGuT984v4MKMEaxSA7YXRZY1GAGLKGr+3vVSLLcQzVuzoMGFlrNHfHUKyjqRatLws2K vCyw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=lhNVmiGRjKtWj6Yv/r78yPNvE9PCgYoouxIq1h1Gu1E=; b=PxQOpzVRe7FIoClBiq+t2tTNnq9rhBKSCIheuw26h0aTefPa8iWEktq3j2XcXNpv/s PB85toa6f4jnfDaIy2uDXikHDbSDEaLgWiaaE/YAl0oOHVeJ4ZwLjkBoBT5NAACmMlnU BA24/H1gbuNo43zWkbBmCk8DKqMUkRae6M5r0qJ/3mZFnAR8zkN7cLXsgmG45B9aCyRn hPUpyUunuqWs+TSRvD1cZDM+txhQ9ODIomx1JcSeDhH7mUz2Uudr2Lf38owQ/dnE6YLa +6lc8Hm+tS1yXjkWuWZ/xs+XZffB2nXHZ3fFbG6A+B03WEyCEfgcsCAWNndcsw+G0MIU gXdQ== X-Gm-Message-State: AOAM531IAkUeDbu3HrOhTVL4Ijs+d+d8NSmYTUJYdImT7S06cIR15Urt OQ/sWjH6XX64/vfSme62WkPuJA== X-Received: by 2002:a5d:62ca:: with SMTP id o10mr7083941wrv.422.1605089251104; Wed, 11 Nov 2020 02:07:31 -0800 (PST) Received: from localhost.localdomain ([212.45.67.2]) by smtp.googlemail.com with ESMTPSA id s188sm1941424wmf.45.2020.11.11.02.07.29 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 11 Nov 2020 02:07:30 -0800 (PST) From: Georgi Djakov To: linux-pm@vger.kernel.org, bjorn.andersson@linaro.org Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, georgi.djakov@linaro.org Subject: [PATCH] interconnect: qcom: qcs404: Remove gpu and display nodes Date: Wed, 11 Nov 2020 12:07:34 +0200 Message-Id: <20201111100734.307-1-georgi.djakov@linaro.org> X-Mailer: git-send-email 2.28.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following errors are noticed during boot on a QCS404 board: [ 2.926647] qcom_icc_rpm_smd_send mas 6 error -6 [ 2.934573] qcom_icc_rpm_smd_send mas 8 error -6 These errors show when we try to configure the GPU and display nodes, which are defined in the topology, but these hardware blocks actually do not exist on QCS404. According to the datasheet, GPU and display are only present on QCS405 and QCS407. Signed-off-by: Georgi Djakov --- drivers/interconnect/qcom/qcs404.c | 9 +++------ 1 file changed, 3 insertions(+), 6 deletions(-) diff --git a/drivers/interconnect/qcom/qcs404.c b/drivers/interconnect/qcom/qcs404.c index 9f992422e92f..2ed544e23ff3 100644 --- a/drivers/interconnect/qcom/qcs404.c +++ b/drivers/interconnect/qcom/qcs404.c @@ -20,8 +20,6 @@ enum { QCS404_MASTER_AMPSS_M0 = 1, - QCS404_MASTER_GRAPHICS_3D, - QCS404_MASTER_MDP_PORT0, QCS404_SNOC_BIMC_1_MAS, QCS404_MASTER_TCU_0, QCS404_MASTER_SPDM, @@ -156,8 +154,6 @@ struct qcom_icc_desc { } DEFINE_QNODE(mas_apps_proc, QCS404_MASTER_AMPSS_M0, 8, 0, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); -DEFINE_QNODE(mas_oxili, QCS404_MASTER_GRAPHICS_3D, 8, 6, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); -DEFINE_QNODE(mas_mdp, QCS404_MASTER_MDP_PORT0, 8, 8, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); DEFINE_QNODE(mas_snoc_bimc_1, QCS404_SNOC_BIMC_1_MAS, 8, 76, -1, QCS404_SLAVE_EBI_CH0); DEFINE_QNODE(mas_tcu_0, QCS404_MASTER_TCU_0, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); DEFINE_QNODE(mas_spdm, QCS404_MASTER_SPDM, 4, -1, -1, QCS404_PNOC_INT_3); @@ -231,8 +227,6 @@ DEFINE_QNODE(slv_lpass, QCS404_SLAVE_LPASS, 4, -1, -1, 0); static struct qcom_icc_node *qcs404_bimc_nodes[] = { [MASTER_AMPSS_M0] = &mas_apps_proc, - [MASTER_OXILI] = &mas_oxili, - [MASTER_MDP_PORT0] = &mas_mdp, [MASTER_SNOC_BIMC_1] = &mas_snoc_bimc_1, [MASTER_TCU_0] = &mas_tcu_0, [SLAVE_EBI_CH0] = &slv_ebi, @@ -460,6 +454,9 @@ static int qnoc_probe(struct platform_device *pdev) for (i = 0; i < num_nodes; i++) { size_t j; + if (!qnodes[i]) + continue; + node = icc_node_create(qnodes[i]->id); if (IS_ERR(node)) { ret = PTR_ERR(node);