Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp249517pxb; Wed, 11 Nov 2020 02:42:58 -0800 (PST) X-Google-Smtp-Source: ABdhPJxuG2NpkRCaJH434AbQk5fqDcyshCOCAT/Vjk6uIKiaUSeaYhoPOM3aUEMOMuS6isSfUcTJ X-Received: by 2002:a50:a40a:: with SMTP id u10mr25156329edb.16.1605091377866; Wed, 11 Nov 2020 02:42:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605091377; cv=none; d=google.com; s=arc-20160816; b=vj73+D+i10LR6LdNYGneEkgdlDiABEL1a4yaQnfmVhNJ2kwClXEtmyc/kZCXh1SQ81 8u5+JRsOpcwmisCUO2PiLcWFCBSeK0JGAVdH7bxy5rl/8oVDfjpNgdM82yZk9N2tMsPy E9iKzWrvRyluXEQAmL4Se13K3MJB0L1L6bjV7fP5t6mXbWpfmGmeCdx8/+vFjHkWmNhH OhqUt2CkVvrcTbLJekWR8aO2cGHyMVxelszEDuVsMNgEf+vaAFQftMfmgtq0VnRsZVED igx/BNu89G8IUnv7C5CGXTJW3xXJerZlPQ3vtOMcEqSaNsYQdT52aprv/AVMHDi5nWVk vc4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from; bh=z98xvmLL/0hiP6aApSyb9EKbw160gG3KyFVYQgIh3PQ=; b=rtlJBcC8GN8g7ZxZvbvVc7ABg30KDtfBOn6OfCsExRDxl/hQC4AgwwtRaGT3OCCTQY XtkvIclHiGVPIhN48n3ZUyFtpB5y64xOUqFjWrNH35SO9FQDTy8tWbvwy8zAqrFtZyQv TmQVCuLLknQbiPOYO9alpM+i/+DpXyBq+E91bBoPronTi8sNwGYsj/bibf2J4rsHhiHU cOR2tSaLDQjrFpqjilOYu+LoRkF2MrEyjH2vbma96+xMPFGuA+IE/eoVkRe9u7El8Cf7 74+MyxnN/oxkoZ7qFQBUrQgx/I6s7nCBn78/dq2R7/P7awzQP+wQrDRtBIOWr5bB9RV7 rKjg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=ox6mpa4J; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e4si1142348eds.412.2020.11.11.02.42.32; Wed, 11 Nov 2020 02:42:57 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=ox6mpa4J; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726039AbgKKKix (ORCPT + 99 others); Wed, 11 Nov 2020 05:38:53 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:12233 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725830AbgKKKiw (ORCPT ); Wed, 11 Nov 2020 05:38:52 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Wed, 11 Nov 2020 02:38:59 -0800 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 11 Nov 2020 10:38:51 +0000 Received: from moonraker.nvidia.com (10.124.1.5) by mail.nvidia.com (172.20.187.12) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Wed, 11 Nov 2020 10:38:49 +0000 From: Jon Hunter To: Rob Herring , Thierry Reding CC: , , , Jon Hunter , Subject: [PATCH] ARM: tegra: Populate OPP table for Tegra20 Ventana Date: Wed, 11 Nov 2020 10:38:47 +0000 Message-ID: <20201111103847.152721-1-jonathanh@nvidia.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1605091139; bh=z98xvmLL/0hiP6aApSyb9EKbw160gG3KyFVYQgIh3PQ=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:MIME-Version: X-NVConfidentiality:Content-Transfer-Encoding:Content-Type; b=ox6mpa4JwsmcFN1VqihZVDrHf2QVQkUwe56Sb5o2XhIZsAFzP3HkHU3za8H4NyuDc Y5qM4Pij5RVlSKm6fBkGKWwf4iYdNsw995u8guA78+h2ps9mptnWeHPwBNYIRNfNRC 0UPMKkx1a1YDqfTEXvupgy5tjoi9CTfcQCBTZM7jhEAhKv+/Fueyn7ZflhgNtVfUa8 khaexbAhQuehOepLmhd1IWdR9h6G6V6R5i8/oGTUnw3yLQmu3EeFfiVldu1mFz+m8T P6TxbQlwSlbw9lJWTpd3RO3kzYTen/ViKWOY3rUgTYAxbD2al8CWXa6c494VvOLJyR u1iXT94DOwVvg== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Commit 9ce274630495 ("cpufreq: tegra20: Use generic cpufreq-dt driver (Tegra30 supported now)") update the Tegra20 CPUFREQ driver to use the generic CPUFREQ device-tree driver. Since this change CPUFREQ support on the Tegra20 Ventana platform has been broken because the necessary device-tree nodes with the operating point information are not populated for this platform. Fix this by updating device-tree for Venata to include the operating point informration for Tegra20. Fixes: 9ce274630495 ("cpufreq: tegra20: Use generic cpufreq-dt driver (Tegr= a30 supported now)") Cc: stable@vger.kernel.org Signed-off-by: Jon Hunter --- arch/arm/boot/dts/tegra20-ventana.dts | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/arch/arm/boot/dts/tegra20-ventana.dts b/arch/arm/boot/dts/tegr= a20-ventana.dts index b158771ac0b7..055334ae3d28 100644 --- a/arch/arm/boot/dts/tegra20-ventana.dts +++ b/arch/arm/boot/dts/tegra20-ventana.dts @@ -3,6 +3,7 @@ =20 #include #include "tegra20.dtsi" +#include "tegra20-cpu-opp.dtsi" =20 / { model =3D "NVIDIA Tegra20 Ventana evaluation board"; @@ -592,6 +593,16 @@ clk32k_in: clock@0 { #clock-cells =3D <0>; }; =20 + cpus { + cpu0: cpu@0 { + operating-points-v2 =3D <&cpu0_opp_table>; + }; + + cpu@1 { + operating-points-v2 =3D <&cpu0_opp_table>; + }; + }; + gpio-keys { compatible =3D "gpio-keys"; =20 --=20 2.25.1