Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp250052pxb; Wed, 11 Nov 2020 02:44:08 -0800 (PST) X-Google-Smtp-Source: ABdhPJzNCEnMGRnxLt0sK2RqMU24xnBIHqEIqTuahNwoYYCPhA5qQU+shkYwr13oniLO0U/CaINS X-Received: by 2002:aa7:c90a:: with SMTP id b10mr25258604edt.266.1605091448392; Wed, 11 Nov 2020 02:44:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605091448; cv=none; d=google.com; s=arc-20160816; b=SAuV9wD+g3gaFF/jTrcvpXxYDeCjjINyLfhlHFmgiIaxxx3KSOTJA0FTsAci5MQEsb cKA2sbfMfvaUq0FTsV0bxdIAXQ98O4slB0KJPM8bxYGUTb3n2a8Bmp86gfpMWfhGJtQt 6fZ1+6HoYynS8uk9gQLgXpeD/lbbF9WzoVDOsG9Q2V0E/klYX369Gz0Os93n6/XjVWE2 7jfw6w9YjZu0+N4Pj79G6W8R5QnovG+H4Yv6Bz0MXe4QosDUVqVvIT/eFDHi14qQ6IKi emOStyi32uftVFFSPTy+ILiNmhS4HwoqaJS5U/2E5M1Pc8tObDYkQ2dPHAuawCe723Ry roVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from; bh=r4fMM7xgP6lLcIwOOTHqiwhWzQEK5LAvY225pbt0k64=; b=V6N78QY7SocekPiuoVvwrOf7EPnGHEitj6o4PzmISwp5/S1jCoBSYyCIdbzPfEOOEN KJ5KFI7hdx70i4peC3gh+wwdrYGPSOOWAXrrerJ4+HdozVXRBsNGcUJ21rInRes7b3lB JyudlMhUACEyLTeAQaOyZjp9irdTGHL0SM/ZZfZVyfIXfuXfOB8BHFJpy7NffEO6Zv2O q421nEvUjmYtPmm/ZUNrNPXvLQ8RLVGg/cpj+ee1DDRxZWPyZfX50VyjRO71VJo065s8 6wvb8ElQn0x5JERKgwP4vJy6L44tErf47PAdrgkO7ia9HHjY51hCcux60SXo3a5Pin0g kjVQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Tpi31tAi; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p22si1153587edy.347.2020.11.11.02.43.44; Wed, 11 Nov 2020 02:44:08 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Tpi31tAi; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725977AbgKKKmW (ORCPT + 99 others); Wed, 11 Nov 2020 05:42:22 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:3844 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725860AbgKKKmV (ORCPT ); Wed, 11 Nov 2020 05:42:21 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Wed, 11 Nov 2020 02:42:16 -0800 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 11 Nov 2020 10:42:21 +0000 Received: from moonraker.nvidia.com (172.20.13.39) by mail.nvidia.com (172.20.187.15) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Wed, 11 Nov 2020 10:42:19 +0000 From: Jon Hunter To: Rob Herring , Thierry Reding CC: , , , Jon Hunter , Subject: [PATCH] ARM64: tegra: Correct the UART for Jetson Xavier NX Date: Wed, 11 Nov 2020 10:41:17 +0000 Message-ID: <20201111104117.153020-1-jonathanh@nvidia.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1605091336; bh=r4fMM7xgP6lLcIwOOTHqiwhWzQEK5LAvY225pbt0k64=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:MIME-Version: X-NVConfidentiality:Content-Transfer-Encoding:Content-Type; b=Tpi31tAieoFTOX5KYcUukdtvJxIh5HVaV65segZ4VhUt7uqyIBHY1kw3UvR35Ga5o QVfzyjJeYXyS2kKdraTTvqWviN0jD7IMK4Ad5KdiPZMJgRTBDSjL0YCKmEctnP1k+4 b/6ez6bXNeKCUPr2qDjC5++q8ZakSSY6kLbsudQ9T1odVzG6/e5awI8ZTxnx8V/u0j OdMDIspRq1xMXmFr5V+1vEdsYdJ0rKpHXWzeq5VqGXj6CqCakhzjjrU9ePSAziT5q+ tEaLym9e2dqPRRzQSy6pKfSWTwuUbONlLWKQc/DQoGaMIky4tenuJrpc4f+fvavRes yTi7ETedLwo4w== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Jetson Xavier NX board routes UARTA to the 40-pin header and UARTC to a 12-pin debug header. The UARTs can be used by either the Tegra Combined UART (TCU) driver or the Tegra 8250 driver. By default, the TCU will use UARTC on Jetson Xavier NX. Currently, device-tree for Xavier NX enables the TCU and the Tegra 8250 node for UARTC. Fix this by disabling the Tegra 8250 node for UARTC and enabling the Tegra 8250 node for UARTA. Fixes: 3f9efbbe57bc ("arm64: tegra: Add support for Jetson Xavier NX") Cc: stable@vger.kernel.org Signed-off-by: Jon Hunter --- arch/arm64/boot/dts/nvidia/tegra194-p3668-0000.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra194-p3668-0000.dtsi b/arch/arm= 64/boot/dts/nvidia/tegra194-p3668-0000.dtsi index a2893be80507..0dc8304a2edd 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194-p3668-0000.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194-p3668-0000.dtsi @@ -54,7 +54,7 @@ memory-controller@2c00000 { status =3D "okay"; }; =20 - serial@c280000 { + serial@3100000 { status =3D "okay"; }; =20 --=20 2.25.1