Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp346546pxb; Wed, 11 Nov 2020 05:20:39 -0800 (PST) X-Google-Smtp-Source: ABdhPJxlEtll9Y+xMj+OEZjiwbEDSL34XyWF8utbcPf/Jh156lFiyglSOfCn9RuVpOjIz9H5jKZ2 X-Received: by 2002:a17:906:170f:: with SMTP id c15mr25802239eje.347.1605100839465; Wed, 11 Nov 2020 05:20:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605100839; cv=none; d=google.com; s=arc-20160816; b=Dfjh0JsxR6haW5oJb2sOoRLFq45fdB+EDlUn4Tsk2lmzK9qDqb5bdtGQ9I473ESCxb ABGyQbmGLH2EEyeW2zYgSJ3s9e+5H0OXDh01oAYHgBgHH45KQjR74+ubhx8NLGtTdiKG 5VTKgMVrmo55delr0CPujnRMON1IwDjCSXaTAp4G9wZ0INaP2Ez/8NbdUzbrzf/9XECv 2m9D6IYvBJ5LdMQ9jtDrCo6/L+y7WvQ1/ejzAEsLaFThQhSTkYbMEtS2X5ZwVYC1PlWS Ndxt2XuUB11U3x+fnHK/4HbGZLyQAiQcqQpziF0Dc+1nhb5T+KArR/oAk0qLofDYNp76 GbTA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:user-agent:references:in-reply-to :subject:cc:to:from:date:content-transfer-encoding:mime-version :dkim-signature; bh=Xos05hN8UIxvDRDhT9VrwdxqCHDkoTUGm/oqGlLLjJs=; b=QMUehLpfB0CVndifdiAPvGexFfFS96p6ArlCyTN8SNJl9ROAJb7e30adxMzTNkJf7/ ZzllUrm/sZ63FGMcriKMc4acYxDKY4p713KT3EddIOyeXZSx6ca1WNbnEYavgEohDT+v ADvnAwzA3TeCqn+XrG4HK5FEjeFwKkbgBNWNm2oC/2uT0KZnHuDHXjiGmI/6+bW9QZIR ml2PhyNmcg3fhdDb3hlf4cZXO+UT7BDmTlACBNBjc/ENwMCn4zyfwijIjVSV4YwVxK7A fc5yWrl4rlVoxgMyWvXrDdWGQ6VBHUwPQswd13opydceRO29Mj+dt2pLPMbGGdz0ISmx 2dRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=kswMQ0HC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f3si1385537edy.186.2020.11.11.05.20.07; Wed, 11 Nov 2020 05:20:39 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=kswMQ0HC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726534AbgKKNSh (ORCPT + 99 others); Wed, 11 Nov 2020 08:18:37 -0500 Received: from mail.kernel.org ([198.145.29.99]:57624 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725912AbgKKNSh (ORCPT ); Wed, 11 Nov 2020 08:18:37 -0500 Received: from disco-boy.misterjones.org (disco-boy.misterjones.org [51.254.78.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id BE975206CA; Wed, 11 Nov 2020 13:18:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1605100714; bh=2UjjwH5biuFlA50cCFnf82KlU1eXrzuyTr+6/ZrA9eU=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=kswMQ0HCpUJxy8M8bcxw4/NcKntRa1348ErHx3OUNO+Ips8QtfBPgIdbOwulX37D4 j0Feoeuw7hV9UWdH+Tu3Lsru9fZuorX1RzbBnwthDjFLulnha+r5ryib8OlEoJVsbt HNCIT9zMXs8AUs1LpCcbRdd3t3oUTZp9Bgiyls60= Received: from disco-boy.misterjones.org ([51.254.78.96] helo=www.loen.fr) by disco-boy.misterjones.org with esmtpsa (TLS1.2) tls TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256 (Exim 4.94) (envelope-from ) id 1kcq1A-009lkV-Hr; Wed, 11 Nov 2020 13:18:32 +0000 MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Wed, 11 Nov 2020 13:18:32 +0000 From: Marc Zyngier To: David Brazdil Cc: kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, James Morse , Julien Thierry , Suzuki K Poulose , Catalin Marinas , Will Deacon , Dennis Zhou , Tejun Heo , Christoph Lameter , Mark Rutland , Lorenzo Pieralisi , Quentin Perret , Andrew Scull , Andrew Walbran , kernel-team@android.com Subject: Re: [PATCH v1 15/24] kvm: arm64: Bootstrap PSCI SMC handler in nVHE EL2 In-Reply-To: <20201109113233.9012-16-dbrazdil@google.com> References: <20201109113233.9012-1-dbrazdil@google.com> <20201109113233.9012-16-dbrazdil@google.com> User-Agent: Roundcube Webmail/1.4.9 Message-ID: <46c6df6087535d61146db7553a7b1e44@kernel.org> X-Sender: maz@kernel.org X-SA-Exim-Connect-IP: 51.254.78.96 X-SA-Exim-Rcpt-To: dbrazdil@google.com, kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, james.morse@arm.com, julien.thierry.kdev@gmail.com, suzuki.poulose@arm.com, catalin.marinas@arm.com, will@kernel.org, dennis@kernel.org, tj@kernel.org, cl@linux.com, mark.rutland@arm.com, lorenzo.pieralisi@arm.com, qperret@google.com, ascull@google.com, qwandor@google.com, kernel-team@android.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2020-11-09 11:32, David Brazdil wrote: > Add a handler of PSCI SMCs in nVHE hyp code. The handler is initialized > with the version used by the host's PSCI driver and the function IDs it > was configured with. If the SMC function ID matches one of the > configured PSCI calls (for v0.1) or falls into the PSCI function ID > range (for v0.2+), the SMC is handled by the PSCI handler. For now, all > SMCs return PSCI_RET_NOT_SUPPORTED. > > Signed-off-by: David Brazdil > --- > arch/arm64/include/asm/kvm_hyp.h | 4 ++ > arch/arm64/kvm/arm.c | 13 ++++ > arch/arm64/kvm/hyp/nvhe/Makefile | 2 +- > arch/arm64/kvm/hyp/nvhe/hyp-main.c | 4 ++ > arch/arm64/kvm/hyp/nvhe/psci.c | 102 +++++++++++++++++++++++++++++ > include/uapi/linux/psci.h | 1 + > 6 files changed, 125 insertions(+), 1 deletion(-) > create mode 100644 arch/arm64/kvm/hyp/nvhe/psci.c > > diff --git a/arch/arm64/include/asm/kvm_hyp.h > b/arch/arm64/include/asm/kvm_hyp.h > index a3289071f3d8..95a2bbbcc7e1 100644 > --- a/arch/arm64/include/asm/kvm_hyp.h > +++ b/arch/arm64/include/asm/kvm_hyp.h > @@ -96,6 +96,10 @@ void deactivate_traps_vhe_put(void); > > u64 __guest_enter(struct kvm_vcpu *vcpu); > > +#ifdef __KVM_NVHE_HYPERVISOR__ > +bool kvm_host_psci_handler(struct kvm_cpu_context *host_ctxt); > +#endif > + > void __noreturn hyp_panic(void); > #ifdef __KVM_NVHE_HYPERVISOR__ > void __noreturn __hyp_do_panic(bool restore_host, u64 spsr, u64 elr, > u64 par); > diff --git a/arch/arm64/kvm/arm.c b/arch/arm64/kvm/arm.c > index 1a57b6025937..28e3bc056225 100644 > --- a/arch/arm64/kvm/arm.c > +++ b/arch/arm64/kvm/arm.c > @@ -19,6 +19,7 @@ > #include > #include > #include > +#include > #include > > #define CREATE_TRACE_POINTS > @@ -1498,6 +1499,17 @@ static void init_cpu_logical_map(void) > CHOOSE_NVHE_SYM(__cpu_logical_map)[cpu] = cpu_logical_map(cpu); > } > > +static void init_psci(void) nit: init_psci_relay? > +{ > + extern u32 kvm_nvhe_sym(kvm_host_psci_version); > + extern u32 kvm_nvhe_sym(kvm_host_psci_function_id)[PSCI_FN_MAX]; > + int i; > + > + CHOOSE_NVHE_SYM(kvm_host_psci_version) = psci_driver_version(); > + for (i = 0; i < PSCI_FN_MAX; ++i) > + CHOOSE_NVHE_SYM(kvm_host_psci_function_id)[i] = > psci_get_function_id(i); > +} > + > static int init_common_resources(void) > { > return kvm_set_ipa_limit(); > @@ -1677,6 +1689,7 @@ static int init_hyp_mode(void) > } > > init_cpu_logical_map(); > + init_psci(); > > return 0; > > diff --git a/arch/arm64/kvm/hyp/nvhe/Makefile > b/arch/arm64/kvm/hyp/nvhe/Makefile > index c45f440cce51..647b63337a51 100644 > --- a/arch/arm64/kvm/hyp/nvhe/Makefile > +++ b/arch/arm64/kvm/hyp/nvhe/Makefile > @@ -7,7 +7,7 @@ asflags-y := -D__KVM_NVHE_HYPERVISOR__ > ccflags-y := -D__KVM_NVHE_HYPERVISOR__ > > obj-y := timer-sr.o sysreg-sr.o debug-sr.o switch.o tlb.o hyp-init.o > host.o \ > - hyp-main.o percpu.o > + hyp-main.o percpu.o psci.o > obj-y += ../vgic-v3-sr.o ../aarch32.o ../vgic-v2-cpuif-proxy.o > ../entry.o \ > ../fpsimd.o ../hyp-entry.o > > diff --git a/arch/arm64/kvm/hyp/nvhe/hyp-main.c > b/arch/arm64/kvm/hyp/nvhe/hyp-main.c > index 8661bc7deaa9..69f34d4f2773 100644 > --- a/arch/arm64/kvm/hyp/nvhe/hyp-main.c > +++ b/arch/arm64/kvm/hyp/nvhe/hyp-main.c > @@ -134,6 +134,10 @@ static void handle_host_smc(struct > kvm_cpu_context *host_ctxt) > */ > skip_host_instruction(); > > + /* Try to handle host's PSCI SMCs. */ > + if (kvm_host_psci_handler(host_ctxt)) > + return; > + > /* Forward SMC not handled in EL2 to EL3. */ > forward_host_smc(host_ctxt); > } > diff --git a/arch/arm64/kvm/hyp/nvhe/psci.c > b/arch/arm64/kvm/hyp/nvhe/psci.c > new file mode 100644 > index 000000000000..82d3b2c89658 > --- /dev/null > +++ b/arch/arm64/kvm/hyp/nvhe/psci.c nit: can we please name this psci-relay.c, or psci-proxy.c? We already have a psci.c in the tree, and having the same file name messes with my editor... ;-) > @@ -0,0 +1,102 @@ > +// SPDX-License-Identifier: GPL-2.0-only > +/* > + * Copyright (C) 2020 - Google LLC > + * Author: David Brazdil > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +/* Config options set by the host. */ > +u32 kvm_host_psci_version = PSCI_VERSION(0, 0); > +u32 kvm_host_psci_function_id[PSCI_FN_MAX]; > + > +static u64 get_psci_func_id(struct kvm_cpu_context *host_ctxt) > +{ > + return host_ctxt->regs.regs[0]; > +} > + > +static bool is_psci_0_1_call(u64 func_id) > +{ > + unsigned int i; > + > + for (i = 0; i < ARRAY_SIZE(kvm_host_psci_function_id); ++i) { > + if (func_id == kvm_host_psci_function_id[i]) > + return true; > + } > + return false; > +} > + > +static bool is_psci_0_2_fn_call(u64 func_id) > +{ > + u64 base = func_id & ~PSCI_0_2_FN_ID_MASK; > + > + return base == PSCI_0_2_FN_BASE || base == PSCI_0_2_FN64_BASE; I couldn't spot in the spec where PSCI reserves 16bit worth of IDs in each range. > +} > + > +static bool is_psci_call(u64 func_id) > +{ > + if (kvm_host_psci_version == PSCI_VERSION(0, 0)) > + return false; > + else if (kvm_host_psci_version == PSCI_VERSION(0, 1)) > + return is_psci_0_1_call(func_id); > + else > + return is_psci_0_2_fn_call(func_id); Consider using switch/case constructs for readability. > +} > + > +static unsigned long psci_0_1_handler(u64 func_id, struct > kvm_cpu_context *host_ctxt) > +{ > + return PSCI_RET_NOT_SUPPORTED; > +} > + > +static unsigned long psci_0_2_handler(u64 func_id, struct > kvm_cpu_context *host_ctxt) > +{ > + switch (func_id) { > + default: > + return PSCI_RET_NOT_SUPPORTED; > + } > +} > + > +static unsigned long psci_1_0_handler(u64 func_id, struct > kvm_cpu_context *host_ctxt) > +{ > + int ret; > + > + ret = psci_0_2_handler(func_id, host_ctxt); > + if (ret != PSCI_RET_NOT_SUPPORTED) > + return ret; > + > + switch (func_id) { > + default: > + return PSCI_RET_NOT_SUPPORTED; > + } It would probably help to adopt the same structure as we have in the KVM PSCI implementation: switch(psci_fn) { case PSCI_0_2_FN_PSCI_VERSION: val = KVM_ARM_PSCI_1_0; break; [...] default: return kvm_psci_0_2_call(vcpu); which allows 1.0 to override some 0.2 functions, and otherwise leave it to the 0.2 backend. > +} > + > +bool kvm_host_psci_handler(struct kvm_cpu_context *host_ctxt) > +{ > + u64 func_id = get_psci_func_id(host_ctxt); > + unsigned long ret; > + > + if (!is_psci_call(func_id)) > + return false; > + > + if (kvm_host_psci_version == PSCI_VERSION(0, 1)) > + ret = psci_0_1_handler(func_id, host_ctxt); > + else if (kvm_host_psci_version == PSCI_VERSION(0, 2)) > + ret = psci_0_2_handler(func_id, host_ctxt); > + else if (PSCI_VERSION_MAJOR(kvm_host_psci_version) >= 1) > + ret = psci_1_0_handler(func_id, host_ctxt); > + else > + ret = PSCI_RET_NOT_SUPPORTED; Same remark about the use of switch/case. > + > + host_ctxt->regs.regs[0] = ret; > + host_ctxt->regs.regs[1] = 0; > + host_ctxt->regs.regs[2] = 0; > + host_ctxt->regs.regs[3] = 0; > + return true; > +} > diff --git a/include/uapi/linux/psci.h b/include/uapi/linux/psci.h > index 2fcad1dd0b0e..0d52b8dbe8c2 100644 > --- a/include/uapi/linux/psci.h > +++ b/include/uapi/linux/psci.h > @@ -29,6 +29,7 @@ > #define PSCI_0_2_FN64_BASE \ > (PSCI_0_2_FN_BASE + PSCI_0_2_64BIT) > #define PSCI_0_2_FN64(n) (PSCI_0_2_FN64_BASE + (n)) > +#define PSCI_0_2_FN_ID_MASK 0xffff > > #define PSCI_0_2_FN_PSCI_VERSION PSCI_0_2_FN(0) > #define PSCI_0_2_FN_CPU_SUSPEND PSCI_0_2_FN(1) Thanks, M. -- Jazz is not dead. It just smells funny...