Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp198899pxb; Thu, 12 Nov 2020 01:08:13 -0800 (PST) X-Google-Smtp-Source: ABdhPJzYFRXYgtLIY+uelPo0fQm9JHT16Dz+iQzQPD8JK2TunDHmqIoy0zvC15A7jOlMieqQ391s X-Received: by 2002:a17:906:4057:: with SMTP id y23mr27865193ejj.299.1605172093270; Thu, 12 Nov 2020 01:08:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605172093; cv=none; d=google.com; s=arc-20160816; b=PkDDyKh+hz/YTjLrUdaPQVT83Q0MI3gEAMifktkj3hvdYEDW7g+Lt7dIhmcy8ZUAkF gNpT8eogwMWuTButUrwrAI5tM6Rf31ivSLX332mHTnjUeVgDXPsHdLxavQ7SIqCw9MQt m9Mqg2UuA7pdFbCvITfPPweUR1Kxq5sCOQWYtF7o2JE/ESJD0xaq18y48q0ZNjMTZV+Z uyaIsisx+uAyzQazgz6ntVyqnKfDCezoQdCtDDJONC3rvtlnh6D66fX9QW7sJZjjkF9/ O8s+9w1aldQGEpfEDr7Sl1xZd0l4BNwCi4asXgACFOd0sU2AmuOYSaLsEY8n3Mc9zv+h YKRQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from:ironport-sdr :ironport-sdr; bh=mxqUwpTJ6v9dhX0G26w9DM50N7CsasN9m4PRiyiwELc=; b=ktSf0F5E8UcvN7ceSLSafNwLNu0+eeUENTpHYwCKAu4LNGIMm2eqtxYY58Zw7lgC56 x6u/8laJOf2QeVyZALUjS8x1gQjZlKhs1h3IoKYqqxYktiukHd7DSiWHHPV5niWOZGTA SLKuvs34b6mzgmD8bD/E6BRdVoD1/gMoNp3eKSbbI7Zy3BD3MBBHIekSjruIcR9/FKvz kPL7/EzN9oWIR3ly5gUFj/8LxX2GJ/ZpSds0hDTuyasu7JMfIuyo95cBnBCbEhwlPgCL QMuIEETMB6ZE/W+XqEkY40peV7U4CXNpL9aHbO5gyU5drRC99Erp1+EtR+LntO0o938i 3ueg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q19si3128755ejr.425.2020.11.12.01.07.49; Thu, 12 Nov 2020 01:08:13 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727339AbgKLJGR (ORCPT + 99 others); Thu, 12 Nov 2020 04:06:17 -0500 Received: from mga11.intel.com ([192.55.52.93]:52954 "EHLO mga11.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725966AbgKLJGP (ORCPT ); Thu, 12 Nov 2020 04:06:15 -0500 IronPort-SDR: W7MzAJX6mRLRxHlHRiSiY03tY3iWlZoqGoT+fg+84UJ4LA3jU/4zQzKh3yva7ROPRsnx+zYklC 637jKd7fg7Lg== X-IronPort-AV: E=McAfee;i="6000,8403,9802"; a="166772998" X-IronPort-AV: E=Sophos;i="5.77,471,1596524400"; d="scan'208";a="166772998" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Nov 2020 01:06:14 -0800 IronPort-SDR: NqCKzR7HW29+qB5Ax3kFFxljKUwVnfc1nXMmB/X8VNeCLOZDZeyXkReAcLfKT/RAEajv8IsfID Hu2Bif5N1dyw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.77,471,1596524400"; d="scan'208";a="360911423" Received: from jsia-hp-z620-workstation.png.intel.com ([10.221.118.135]) by fmsmga002.fm.intel.com with ESMTP; 12 Nov 2020 01:06:11 -0800 From: Sia Jee Heng To: vkoul@kernel.org, Eugeniy.Paltsev@synopsys.com, robh+dt@kernel.org Cc: andriy.shevchenko@linux.intel.com, dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v3 00/15] dmaengine: dw-axi-dmac: support Intel KeemBay AxiDMA Date: Thu, 12 Nov 2020 16:49:38 +0800 Message-Id: <20201112084953.21629-1-jee.heng.sia@intel.com> X-Mailer: git-send-email 2.18.0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The below patch series are to support AxiDMA running on Intel KeemBay SoC. The base driver is dw-axi-dmac. This driver only support DMA memory copy transfers. Code refactoring is needed so that additional features can be supported. The features added in this patch series are: - Replacing Linked List with virtual descriptor management. - Remove unrelated hw desc stuff from dma memory pool. - Manage dma memory pool alloc/destroy based on channel activity. - Support dmaengine device_sync() callback. - Support dmaengine device_config(). - Support dmaengine device_prep_slave_sg(). - Support dmaengine device_prep_dma_cyclic(). - Support of_dma_controller_register(). - Support burst residue granularity. - Support Intel KeemBay AxiDMA registers. - Support Intel KeemBay AxiDMA device handshake. - Support Intel KeemBay AxiDMA BYTE and HALFWORD device operation. - Add constraint to Max segment size. This patch series are tested on Intel KeemBay platform. v3: - Added additionalProperties: false to the YAML schemas DT binding. - Reordered patch sequence for patches 10th, 11th and 12th so that DT binding come first, follow by adding Intel KeemBay SoC registers and update .compatible field. - Checked txstate NULL condition. - Created helper function dw_axi_dma_set_hw_desc() to handle common code. v2: - Rebased to v5.10-rc1 kernel. - Added support for dmaengine device_config(). - Added support for dmaengine device_prep_slave_sg(). - Added support for dmaengine device_prep_dma_cyclic(). - Added support for of_dma_controller_register(). - Added support for burst residue granularity. - Added support for Intel KeemBay AxiDMA registers. - Added support for Intel KeemBay AxiDMA device handshake. - Added support for Intel KeemBay AxiDMA BYTE and HALFWORD device operation. - Added constraint to Max segment size. v1: - Initial version. Patch on top of dw-axi-dma driver. This version improve the descriptor management by replacing Linked List Item (LLI) with virtual descriptor management, only allocate hardware LLI memories from DMA memory pool, manage DMA memory pool alloc/destroy based on channel activity and to support device_sync callback. Sia Jee Heng (15): dt-bindings: dma: Add YAML schemas for dw-axi-dmac dmaengine: dw-axi-dmac: simplify descriptor management dmaengine: dw-axi-dmac: move dma_pool_create() to alloc_chan_resources() dmaengine: dw-axi-dmac: Add device_synchronize() callback dmaengine: dw-axi-dmac: Add device_config operation dmaengine: dw-axi-dmac: Support device_prep_slave_sg dmaegine: dw-axi-dmac: Support device_prep_dma_cyclic() dmaengine: dw-axi-dmac: Support of_dma_controller_register() dmaengine: dw-axi-dmac: Support burst residue granularity dt-binding: dma: dw-axi-dmac: Add support for Intel KeemBay AxiDMA dmaengine: dw-axi-dmac: Add Intel KeemBay DMA register fields dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA support dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA handshake dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA BYTE and HALFWORD registers dmaengine: dw-axi-dmac: Set constraint to the Max segment size .../bindings/dma/snps,dw-axi-dmac.txt | 39 -- .../bindings/dma/snps,dw-axi-dmac.yaml | 151 ++++ .../dma/dw-axi-dmac/dw-axi-dmac-platform.c | 642 +++++++++++++++--- drivers/dma/dw-axi-dmac/dw-axi-dmac.h | 33 +- 4 files changed, 731 insertions(+), 134 deletions(-) delete mode 100644 Documentation/devicetree/bindings/dma/snps,dw-axi-dmac.txt create mode 100644 Documentation/devicetree/bindings/dma/snps,dw-axi-dmac.yaml base-commit: 3d5e28bff7ad55aea081c1af516cc1c94a5eca7d -- 2.18.0