Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp1400672pxb; Fri, 13 Nov 2020 11:39:47 -0800 (PST) X-Google-Smtp-Source: ABdhPJxddIc/jzAZ69gyFm2kH2j3y2RKugDDhxGvdj+KAyUhpmByHHgb0xB3nU5ODig/fvuaRBal X-Received: by 2002:a50:9fe6:: with SMTP id c93mr4135573edf.30.1605296387049; Fri, 13 Nov 2020 11:39:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605296387; cv=none; d=google.com; s=arc-20160816; b=rhvNMuGmleJILw/nOcYFrjLJ/mFpNkDF/wY8coG74e3JOzS4c1hW4jDlnc7wn53aMP 83frmDGZ/g4HnYZ0zsBk/IR1sW540Wa8d6FoeUoHVKOZlWB0tYHQQArBkBz5CW672VQQ wc+rOMgKtW8fnza5LHcnXX67eqbbrh7fCMOin5gKMJ3QHahWMHLIRWET+H7KcxPZEvWZ QkKbTr8CNfm3Wm8+Uq1Tjabf0yoCF0Jjftic1wwlSA1BAkU4NsMTGxBiPjAzmAmbXebr UxvmSRe1l4XG+a7ZXQYcDZnAALHrXhG7V1FCGOdv9192dK8GLhMwSB8wyw2RQ2NOqAUz yYdQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=wVicaojoglSS8dVIzWgP3G+MDtoN8gEXmKQDCwkgQY0=; b=P/ZvWykAwKxbsf2XkhZPzxze4S3jubkrRN7/5ee7cQKss/hLny3nxWxbw8fKReb5J1 v+8UYt7Ah95K8ROFMV5lZ4oUGJNwUd0WZLTd/78UzSqEWikJBpqRnrWqOhoDm35l3JFZ uLsA1daYINNg6ZzQ++o/B0YMMfMGPZECFIuvlJtpdQOdVLd1uHtmrgSrMKTYPvELyYZA iO61ABCCTACs9vY3mjzGR8JpDVV+ndTZd5T8gbog6YeuKjcYyGXk954Vlh6+WCyU7Fl2 2bJHmJiEC0UbmvzR7kIVI1UG2dPGgB9LL1fxmF+DPmyL5U2WGPqCA3O95IGW59tWxjX5 i5Sg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=EAv1kb3U; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gx25si6526418ejb.445.2020.11.13.11.39.24; Fri, 13 Nov 2020 11:39:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=EAv1kb3U; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726107AbgKMThM (ORCPT + 99 others); Fri, 13 Nov 2020 14:37:12 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:15765 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726279AbgKMTg4 (ORCPT ); Fri, 13 Nov 2020 14:36:56 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Fri, 13 Nov 2020 11:36:49 -0800 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 13 Nov 2020 19:36:55 +0000 Received: from skomatineni-linux.nvidia.com (10.124.1.5) by mail.nvidia.com (172.20.187.12) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Fri, 13 Nov 2020 19:36:55 +0000 From: Sowjanya Komatineni To: , , , CC: , , , Subject: [PATCH v2 3/6] dt-bindings: ata: tegra: Convert binding documentation to YAML Date: Fri, 13 Nov 2020 11:36:55 -0800 Message-ID: <1605296218-2510-4-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1605296218-2510-1-git-send-email-skomatineni@nvidia.com> References: <1605296218-2510-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1605296209; bh=wVicaojoglSS8dVIzWgP3G+MDtoN8gEXmKQDCwkgQY0=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=EAv1kb3UBoyHkWJaqq1+Z04ok3smqOPjLMfeKODELDBavdbGgkkHZQr0eVqU/fW0f DShKgSVCZBCxMyCKyqXWZh1xSzw+lt2VGSVRD5H4Q9+VMMjU9h/lnYJRe3KAVYoGg2 W1kIxnXSvfDxiDEA3TPjEIFxdHs7niHO5OUm8XwkqcYO6+TAobwjRO0pvMYnztjrIz fVzVJmS7Yugv2oauy3MMpQ07RkbeC3FVaYRw+SbtH6LxrP5cK+F+FFrvJ9rHYq0Yiw BBoODq7eTWa9hDiDsu1NVP0H49NFho6199jyF+QcaHvy3d95E5aNOyDC/abessAQf+ r3J/X6CUOgviw== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch converts text based dt-binding document to YAML based dt-binding document. Signed-off-by: Sowjanya Komatineni --- .../devicetree/bindings/ata/nvidia,tegra-ahci.yaml | 137 +++++++++++++++++++++ .../bindings/ata/nvidia,tegra124-ahci.txt | 44 ------- 2 files changed, 137 insertions(+), 44 deletions(-) create mode 100644 Documentation/devicetree/bindings/ata/nvidia,tegra-ahci.yaml delete mode 100644 Documentation/devicetree/bindings/ata/nvidia,tegra124-ahci.txt diff --git a/Documentation/devicetree/bindings/ata/nvidia,tegra-ahci.yaml b/Documentation/devicetree/bindings/ata/nvidia,tegra-ahci.yaml new file mode 100644 index 0000000..dbbe460 --- /dev/null +++ b/Documentation/devicetree/bindings/ata/nvidia,tegra-ahci.yaml @@ -0,0 +1,137 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/ata/nvidia,tegra-ahci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Tegra AHCI SATA Controller + +maintainers: + - Thierry Reding + - Jonathan Hunter + +properties: + compatible: + enum: + - nvidia,tegra124-ahci + - nvidia,tegra132-ahci + - nvidia,tegra210-ahci + + reg: + minItems: 2 + maxItems: 3 + items: + - description: AHCI registers + - description: SATA configuration and IPFS registers + - description: SATA AUX registers + + interrupts: + maxItems: 1 + + clock-names: + items: + - const: sata + - const: sata-oob + + clocks: + maxItems: 2 + + reset-names: + items: + - const: sata + - const: sata-cold + - const: sata-oob + + resets: + maxItems: 3 + + phy-names: + items: + - const: sata-0 + + phys: + maxItems: 1 + + hvdd-supply: + description: SATA HVDD regulator supply. + + vddio-supply: + description: SATA VDDIO regulator supply. + + avdd-supply: + description: SATA AVDD regulator supply. + + target-5v-supply: + description: SATA 5V power regulator supply. + + target-12v-supply: + description: SATA 12V power regulator supply. + +required: + - compatible + - reg + - interrupts + - clock-names + - clocks + - reset-names + - resets + +allOf: + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra124-ahci + - nvidia,tegra132-ahci + then: + properties: + reg: + maxItems: 2 + reset-names: + minItems: 3 + resets: + minItems: 3 + required: + - phys + - phy-names + - hvdd-supply + - vddio-supply + - avdd-supply + + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra210-ahci + then: + properties: + reg: + minItems: 3 + reset-names: + minItems: 3 + resets: + minItems: 3 + +additionalProperties: true + +examples: + - | + #include + #include + + sata@70020000 { + compatible = "nvidia,tegra210-ahci"; + reg = <0x0 0x70027000 0x0 0x00002000>, /* AHCI */ + <0x0 0x70020000 0x0 0x00007000>, /* SATA */ + <0x0 0x70001100 0x0 0x00010000>; /* SATA AUX */ + interrupts = ; + clocks = <&tegra_car TEGRA210_CLK_SATA>, + <&tegra_car TEGRA210_CLK_SATA_OOB>; + clock-names = "sata", "sata-oob"; + resets = <&tegra_car 124>, + <&tegra_car 129>, + <&tegra_car 123>; + reset-names = "sata", "sata-cold", "sata-oob"; + }; diff --git a/Documentation/devicetree/bindings/ata/nvidia,tegra124-ahci.txt b/Documentation/devicetree/bindings/ata/nvidia,tegra124-ahci.txt deleted file mode 100644 index 12ab2f7..0000000 --- a/Documentation/devicetree/bindings/ata/nvidia,tegra124-ahci.txt +++ /dev/null @@ -1,44 +0,0 @@ -Tegra SoC SATA AHCI controller - -Required properties : -- compatible : Must be one of: - - Tegra124 : "nvidia,tegra124-ahci" - - Tegra132 : "nvidia,tegra132-ahci", "nvidia,tegra124-ahci" - - Tegra210 : "nvidia,tegra210-ahci" -- reg : Should contain 2 entries: - - AHCI register set (SATA BAR5) - - SATA register set -- interrupts : Defines the interrupt used by SATA -- clocks : Must contain an entry for each entry in clock-names. - See ../clocks/clock-bindings.txt for details. -- clock-names : Must include the following entries: - - sata - - sata-oob -- resets : Must contain an entry for each entry in reset-names. - See ../reset/reset.txt for details. -- reset-names : Must include the following entries: - - sata - - sata-oob - - sata-cold -- phys : Must contain an entry for each entry in phy-names. - See ../phy/phy-bindings.txt for details. -- phy-names : Must include the following entries: - - For Tegra124 and Tegra132: - - sata-phy : XUSB PADCTL SATA PHY -- For Tegra124 and Tegra132: - - hvdd-supply : Defines the SATA HVDD regulator - - vddio-supply : Defines the SATA VDDIO regulator - - avdd-supply : Defines the SATA AVDD regulator - - target-5v-supply : Defines the SATA 5V power regulator - - target-12v-supply : Defines the SATA 12V power regulator - -Optional properties: -- reg : - - AUX register set -- clock-names : - - cml1 : - cml1 clock should be defined here if the PHY driver - doesn't manage them. If it does, they should not be. -- phy-names : - - For T210: - - sata-phy -- 2.7.4