Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp1400713pxb; Fri, 13 Nov 2020 11:39:53 -0800 (PST) X-Google-Smtp-Source: ABdhPJxqANEn6JvUAOD93ErUsBIcdJ8TmzOmlYhYPA28ucGHYzxEh5asvG6eRXDqpO0LcANYA6QC X-Received: by 2002:aa7:d98b:: with SMTP id u11mr4265641eds.107.1605296392892; Fri, 13 Nov 2020 11:39:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605296392; cv=none; d=google.com; s=arc-20160816; b=v3CsrvtszYr+0Pqor9symeD/DLOAw8LGnfI3Qvlk8giuAt/l5fP2Brx7bOEuIpnoxb VA9OcXb/Y3Cm0y9WzpCsrEIfW03BN7+hila14Crtd7rOv74FVa7p07MdKvotP20omaxT aNt36TcWUEjA0AP0AOEMqljB3PRdi6kjV3Y3NXVqb3Qtm/NrS/+zLYUSqjnlhnKv09dm ZiPzXBN4e2ex861sjVGf+KqCcOzFtf6GcefgfsmIT44mFtdOQjBKeIGkMET+f/Fw0Ph4 ahRtoo1xx59vVT7NO+ybaF6kQL4UevnkYnR6iJ+JTvp1LbCU3XHlbDBnvna9QinuYkF6 jKFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=SLZacxLfX/pGcVfjMiInWAU35sGZ4t2qKkQO58UkiuE=; b=mXN3cN57m4u5Qy3ZVtZKNy8+rE1y9rrDgjeI+84UtJE0eCH8y61FOUuYm/SOTe0RvR la/dgnioQ59HfSKBWtzCrX50nXRIZ7nZXRtElax4q5t+gDUBXU4vvgeLtOW+1tC9EjHk 2Fqk+3iGJ/S+vxnno53b5+IKalLiBJCLgx4E2JPzPm6YjtIbx2Fp33nNUvYh+Vx8w3cf aqQej4jrLE7NZHjEcy6dLmFMr41WZBu1xTaps52R5Htb5eFIRdSg2aHbloq+5gneAlH5 Z3bkHvkkw88mAMeDQ/cSQYfsJmYpeg2SUH+YsK7fkAreGEUc4e3RFgZccXox7rnBQG/0 A4UQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="Z8/0Bidl"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z10si7828533edp.346.2020.11.13.11.39.30; Fri, 13 Nov 2020 11:39:52 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="Z8/0Bidl"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726440AbgKMThO (ORCPT + 99 others); Fri, 13 Nov 2020 14:37:14 -0500 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:12179 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726270AbgKMTg4 (ORCPT ); Fri, 13 Nov 2020 14:36:56 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Fri, 13 Nov 2020 11:36:59 -0800 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 13 Nov 2020 19:36:55 +0000 Received: from skomatineni-linux.nvidia.com (10.124.1.5) by mail.nvidia.com (172.20.187.12) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Fri, 13 Nov 2020 19:36:54 +0000 From: Sowjanya Komatineni To: , , , CC: , , , Subject: [PATCH v2 2/6] arm64: tegra: Change order of SATA resets for Tegra132 and Tegra210 Date: Fri, 13 Nov 2020 11:36:54 -0800 Message-ID: <1605296218-2510-3-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1605296218-2510-1-git-send-email-skomatineni@nvidia.com> References: <1605296218-2510-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1605296219; bh=SLZacxLfX/pGcVfjMiInWAU35sGZ4t2qKkQO58UkiuE=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=Z8/0BidlnCn+W9OE5K6oJMUHagbS+G0f9d1VuZAgrMk5CnkZAGDg0Uji2ezyYfgEm xOrIOSZfmJMrnvaB1KvRvfLofDWKPrL6CKDefzs9t25B5TkeU9dihKy7KHkQQW0m6o 0BUTUk7lP1QtAS91H/2HTwn/8gTzW/4OquFapo8WovvWvA5OtXFsVuJQeF6C4kxD9W JpfE6+MBi6iImL6LveEBmFDpc4DDQT9aHD0r1lu/kjSPpQVNF6thjFQhmOi4Gl6pG8 pzccuSmTB4iJhtZ0nD2wKKYiF3jquWe1LoB4ot77eQvW3MgX4rJUBbsR/ijXzJR0kp 93Z3CB1hP/wBg== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra AHCI dt-binding doc is converted from text based to yaml based. dtbs_check valdiation strictly follows reset-names order specified in yaml dt-binding. Tegra124 thru Tegra210 has 3 resets sata, sata-oob and sata-cold. Tegra186 has 2 resets sata and sata-cold. This patch changes order of SATA resets to maintain proper resets order for commonly available resets across Tegra124 thru Tegra186 for dtbs_check to pass. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra132.dtsi | 6 +++--- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 6 +++--- 2 files changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra132.dtsi b/arch/arm64/boot/dts/nvidia/tegra132.dtsi index e402815..93647fa 100644 --- a/arch/arm64/boot/dts/nvidia/tegra132.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra132.dtsi @@ -629,9 +629,9 @@ <&tegra_car TEGRA124_CLK_PLL_E>; clock-names = "sata", "sata-oob", "cml1", "pll_e"; resets = <&tegra_car 124>, - <&tegra_car 123>, - <&tegra_car 129>; - reset-names = "sata", "sata-oob", "sata-cold"; + <&tegra_car 129>, + <&tegra_car 123>; + reset-names = "sata", "sata-cold", "sata-oob"; status = "disabled"; }; diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index d47c889..31022ba 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -979,9 +979,9 @@ <&tegra_car TEGRA210_CLK_SATA_OOB>; clock-names = "sata", "sata-oob"; resets = <&tegra_car 124>, - <&tegra_car 123>, - <&tegra_car 129>; - reset-names = "sata", "sata-oob", "sata-cold"; + <&tegra_car 129>, + <&tegra_car 123>; + reset-names = "sata", "sata-cold", "sata-oob"; status = "disabled"; }; -- 2.7.4