Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp3288880pxb; Mon, 16 Nov 2020 10:25:43 -0800 (PST) X-Google-Smtp-Source: ABdhPJxvlDphmDMI7tCuzu1FGLwsY5/DlTdS+nFKmgAsFPFJwRKEZGqvD4Ce9XudEkcVUNAI/1/Y X-Received: by 2002:a05:6402:38f:: with SMTP id o15mr16980062edv.73.1605551142791; Mon, 16 Nov 2020 10:25:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605551142; cv=none; d=google.com; s=arc-20160816; b=qYS2B0J3kXmhfnydcA2XihfAQmnIJhnfzjRm0KQx31wpW1Z5CSUflY8X/b4EtLKWoT CDE9vfEk6aWvMxV4s0DTwuWVU2OMIdcv9Fnll6n2/MO7YaHMrOgOUISjOHnhtksvi3+y NBwxYXO3zPJvEDSzbWrUNHt1sNm57FgsKoQ1oWKMUgvv2Kq4otgE85x6DdTA2cyioglM A5bYXdLt98MkPn8VE8GcvHy0y1BTi37Hb0JAq4N9oOmLHXq6v6B1uyojBGigipKchPAD S2YY8jwzku2S4fhOykd2epNHDzH/lk9H9gGYHar8UqJrl16tekkMwypnvn2fNxj05bOP 5t/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=Qi40o8hUq+LbEij2twGW9Jb3Ai0Uf2naow16a9ARbdw=; b=e5YqarEVRgqSHJAxqVxLsyShZpCZtwOcHm2gBNFPCTI0W2APOJikONQOu2Sz6/kSDw bjvDWFc4yl73fuuwfNRzi/bYXYBoD5wowluBHv14yBy/MCndWFU66pi7m4mlwwVgrtc6 HPbzEN0MbROKK3r0wH476Ozhu8SnlUb5hUsE5KNNQrClnbOXlbiXZCU0sLyJVguoe4ng lqIsi5sm2Ovw5dz0A0R8HJT0dArtjEOJMwLX5I4921M3tQPbOOvIMjFUfGwmejOSvi5A W2dHyIr+NnC6IkXriQqNLaE9CMFBDVTAkZnE3zOln6YlwuC1zOBvXyrgqxbHNgIKPext 0G3g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l26si11609827ejq.557.2020.11.16.10.25.18; Mon, 16 Nov 2020 10:25:42 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731353AbgKPSXg (ORCPT + 99 others); Mon, 16 Nov 2020 13:23:36 -0500 Received: from relay5-d.mail.gandi.net ([217.70.183.197]:41131 "EHLO relay5-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730520AbgKPSXg (ORCPT ); Mon, 16 Nov 2020 13:23:36 -0500 X-Originating-IP: 2.224.242.101 Received: from uno.localdomain (2-224-242-101.ip172.fastwebnet.it [2.224.242.101]) (Authenticated sender: jacopo@jmondi.org) by relay5-d.mail.gandi.net (Postfix) with ESMTPSA id 4D06F1C0004; Mon, 16 Nov 2020 18:23:31 +0000 (UTC) Date: Mon, 16 Nov 2020 19:23:34 +0100 From: Jacopo Mondi To: Eugen Hristev Cc: linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, robh+dt@kernel.org, sakari.ailus@iki.fi, laurent.pinchart@ideasonboard.com Subject: Re: [PATCH v5 1/3] dt-bindings: media: atmel: csi2dc: add bindings for microchip csi2dc Message-ID: <20201116182334.colrvkj7lztz52t4@uno.localdomain> References: <20201112133437.372475-1-eugen.hristev@microchip.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <20201112133437.372475-1-eugen.hristev@microchip.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello Eugen, On Thu, Nov 12, 2020 at 03:34:35PM +0200, Eugen Hristev wrote: > Add bindings documentation for Microchip CSI2 Demultiplexer controller. > > CSI2DC is a demultiplexer from Synopsys IDI interface specification to > parallel interface connection or direct memory access. > > Signed-off-by: Eugen Hristev > --- > Changes in v5: > - modified bindings as per Rob Herring review > > Changes in v4: > - Removed property for inter-line-delay and for clock continuous/non-continuous > - Removed virtual channel by reg for second endpoint > > Changes in v3: > - Removed some text from description, as it was explained in the schema > - fixed other things as per Rob's review > - moved some text inside the schema, like the clock description > > Changes in v2: > - fixed warnings reported by dt_binding_check > > .../bindings/media/microchip,csi2dc.yaml | 119 ++++++++++++++++++ > 1 file changed, 119 insertions(+) > create mode 100644 Documentation/devicetree/bindings/media/microchip,csi2dc.yaml > > diff --git a/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml b/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml > new file mode 100644 > index 000000000000..e79f0d6ba9db > --- /dev/null > +++ b/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml > @@ -0,0 +1,119 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/media/microchip,csi2dc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Microchip CSI2 Demux Controller (CSI2DC) > + > +maintainers: > + - Eugen Hristev > + > +description: > + CSI2DC - Camera Serial Interface 2 Demux Controller > + > + CSI2DC is a hardware block that receives incoming data from an IDI interface > + and filters packets based on their data type and virtual channel identifier, > + then converts the byte stream into a cross clock domain to a pixel stream > + to a parallel interface that can be read by a sensor controller. > + > + CSI2DC provides two pipes, one video pipe and one data pipe. Video pipe > + is connected to a sensor controller and the data pipe is accessible > + as a DMA slave port to a DMA controller. > + > + CSI2DC supports a single 'port' node as a source pad with Synopsys 32-bit > + IDI interface. The connected endpoint must be a IDI interface compatible > + device (like Synopsys CSI2HOST) , that can provide 32-bit IDI interface > + connection as sink pad. Comments on a description from a non-native speaker might be mis-leading, take the following as suggestions only :) the here mentioned port node is said to be a 'source' to which an IDI interface that provides data is connected ? Is this a s/sink/source mistake or did you mean the first port node has to be connected to a source (the IDI interface) ? Also, maybe it's me but 'pad' is a media-controller concept, which should not be mentioned in bindings (as well as 'source' and 'sink' but they have a more generic usage) The first port, to me, is simply an 'IDI input port' > + For media entity and endpoints please refer to the bindings defined in > + Documentation/devicetree/bindings/media/video-interfaces.txt. I would drop 'media-entity'. To be honest I would drop this phrase and mention ../video-interfaces.txt in the ports description. Up to you. > + For Synopsys IDI interface please refer to > + Documentation/devicetree/bindings/media/snps,dw-csi-plat.txt > + > + CSI2DC supports one 'port' node as sink pad with parallel interface. This is > + called video pipe. I'm confused again, isn't the parallel interface an output ? Why is it said to be a 'sink pad' ? Isn't port one simply a 'video output port' ? Also the association between bindings' 'port' and their representation as media-controller constructs should in my opinion be avoided. Bindings are about describing hardware, and they could be used by non-Linux systems as well (at least, I've been told this multiple times :) > + This port has an 'endpoint' can then be used as a source pad for another > + controller (next in pipeline). > + Please refer to the bindings defined in > + Documentation/devicetree/bindings/media/video-interfaces.txt. > + > + CSI2DC also supports direct access to the data through AHB, via DMA channel, > + called data pipe. Is my understanding correct of this 'direct access' is not represented in DTS ? > + Because of this, the sink 'port' child node (second) is not mandatory. > + If the sink 'port' child node is missing, only data pipe is available. And so the DMA channel and the output video port are mutually exclusive ? I feel like the DMA port should be described or at least represented and made exclusive with port1 presence ? > + > +properties: > + compatible: > + const: microchip,sama7g5-csi2dc > + > + reg: > + maxItems: 1 > + > + clocks: > + maxItems: 2 > + > + clock-names: > + description: > + CSI2DC must have two clocks to function correctly. One clock is the > + peripheral clock for the inside functionality of the hardware block. > + This is named 'pclk'. The second clock must be the cross domain clock, > + in which CSI2DC will perform clock crossing. This clock must be fed > + by the next controller in pipeline, which usually is a sensor controller. > + Normally this clock should be given by this sensor controller who > + is also a clock source. This clock is named 'scck', sensor controller clock. > + items: > + - const: pclk > + - const: scck > + > + ports: > + type: object > + description: > + List of ports > + > + properties: > + port@0: > + type: object > + description: > + Input port node, single endpoint describing the input pad. > + port@1: > + type: object > + description: > + Output port node, single endpoint, describing the output pad. That's a parallel video output, correct ? Does this port support any configurable property of the ones defined by video-interfaces.txt ? Thanks j > + > +additionalProperties: false > + > +required: > + - compatible > + - reg > + - clocks > + - clock-names > + - ports > + > +examples: > + - | > + csi2dc@e1404000 { > + compatible = "microchip,sama7g5-csi2dc"; > + reg = <0xe1404000 0x500>; > + clocks = <&pclk>, <&scck>; > + clock-names = "pclk", "scck"; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + port@0 { > + reg = <0>; /* must be 0, first child port */ > + csi2dc_in: endpoint { /* input from IDI interface */ > + remote-endpoint = <&csi2host_out>; > + }; > + }; > + > + port@1 { > + reg = <1>; /* must be 1, second child port */ > + csi2dc_out: endpoint { > + remote-endpoint = <&xisc_in>; /* output to sensor controller */ > + }; > + }; > + }; > + }; > + > +... > -- > 2.25.1 >