Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp3524481pxb; Mon, 16 Nov 2020 17:48:03 -0800 (PST) X-Google-Smtp-Source: ABdhPJzSFtwIC/hzDkkreHxgw7484CBcsyQrEtBoyGPbYzA+cCbIBbStCec+AvYEBLnk6nm/g1Hd X-Received: by 2002:a50:9f2b:: with SMTP id b40mr18400609edf.20.1605577683501; Mon, 16 Nov 2020 17:48:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605577683; cv=none; d=google.com; s=arc-20160816; b=NO3YihpWg7IinjFQS6WF+3FcD6DFZuPnhxolEJhJ2GkE0rRCSpRC3uvQHwyawmYfNN rYSlsAHTkXf7IQ+yxtQSvdZ1V7Y8Zn3E6Q2SPt48DdiNcWi3hK/YR0mufO14J2U5dnOU icKOoN8m36yYaUABa2WPCDU1Cs+LoyKmC23OaI+EVPyWoACKRgbRrdvwlPYkPU9EgG89 6Vuz0FSEoJAveLscxr5J+XsiHGbWx73vaDzcI+MpyukB0LE05cfJ1S21SaFp9Q0NyYcT V/yrlGVUwygPY60a7MzthiqACb7qzvi58i7QL6OhFMokhhVdVkOGy8X5JBhPNDNtGZB1 PATw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version; bh=RGXqmgXtciTjV7D0ePkbH42iUymxNwF90ITK3kJj9jg=; b=CwWIpQVUE/UoRRffQXFJwaNCFqsMIkUi9fGEJSgHqh1eVGkHubIdlqyZx5oiKX2nsA miR69l7z+rjjZ+av7dlS+gmhxVzDnMftVfUN6VuTZuuuxzQi6/e9ujGT2yqsowraqXRd yJBFx+600TSf2YbTcRjfgG17tI+gcZdlgdTHOLxY6muxZIDI/MxmjAPXhPq7JLHLRd8f hpclN9CrOvVpa4+5WPugw/lfnwWV8xwMtevXQwc/tl60FWmgV9C7MZ4LPIwaqGs9pHla uRrVya6QusV4PZvGX+lI1Tj1Mp0XXKrGRSWK5jFUUGksehS70q9jJb4OsAutmtKSbCOG avpw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v3si2407723edx.521.2020.11.16.17.47.40; Mon, 16 Nov 2020 17:48:03 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728672AbgKPK45 (ORCPT + 99 others); Mon, 16 Nov 2020 05:56:57 -0500 Received: from mail-ot1-f67.google.com ([209.85.210.67]:38493 "EHLO mail-ot1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728211AbgKPK45 (ORCPT ); Mon, 16 Nov 2020 05:56:57 -0500 Received: by mail-ot1-f67.google.com with SMTP id a15so15569784otf.5; Mon, 16 Nov 2020 02:56:56 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=RGXqmgXtciTjV7D0ePkbH42iUymxNwF90ITK3kJj9jg=; b=EUZ6DqwhdaNVKSwf4mj4OHDEQ9lh7OMw2D6NCMYLeDSnTwTSv3fzlkvkoNmPA4qjRE o23rN6y2m+upzadq7jZoLaMEjQFtAQzYseDoT5QMSmw4N4YGj29BiupFoYj+RUO9IRDI snckz4vJKLE5JHbesQ7JNVJplaiq/IysXnnjJaferqXnGonI9uLdy8ugs93Wpw1y1u0n bDnpF9KTh4CQximFQbMm7VkiZZ2/oCtRlVLgvtUldT9qBmTui2uBBUh6qeO8IPz0EaHT UGLnHlMfjSDB/h16vybusNHvYvy3iKwDmyhiC3vrZRYt/Fvs9ZHn9EAw9e/j2PiY8HG0 DJvA== X-Gm-Message-State: AOAM5310us6/P08qHXhuXAKGMT9wtaDss8e/zU0+PRWalUyetT/evPkv zp9KqMbINleEkbZvNmZhWojiI1P6nP6/a0jkvZg= X-Received: by 2002:a05:6830:1f5a:: with SMTP id u26mr10435533oth.250.1605524216315; Mon, 16 Nov 2020 02:56:56 -0800 (PST) MIME-Version: 1.0 References: <20201116101002.5986-1-prabhakar.mahadev-lad.rj@bp.renesas.com> In-Reply-To: <20201116101002.5986-1-prabhakar.mahadev-lad.rj@bp.renesas.com> From: Geert Uytterhoeven Date: Mon, 16 Nov 2020 11:56:45 +0100 Message-ID: Subject: Re: [PATCH v4] clk: renesas: r8a774c0: Add RPC clocks To: Lad Prabhakar Cc: Michael Turquette , Stephen Boyd , Linux-Renesas , linux-clk , Linux Kernel Mailing List , Biju Das , Prabhakar Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Nov 16, 2020 at 11:10 AM Lad Prabhakar wrote: > Describe the RPCSRC internal clock and the RPC[D2] clocks derived from it, > as well as the RPC-IF module clock, in the RZ/G2E (R8A774C0) CPG/MSSR > driver. > > Add new clk type CLK_TYPE_GEN3_E3_RPCSRC to register rpcsrc as a fixed > clock on R-Car Gen3 E3 (and also RZ/G2E which is identical to E3 SoC), > parent and the divider is set based on the register value CPG_RPCCKCR[4:3] > which has been set prior to booting the kernel. > > Signed-off-by: Lad Prabhakar > Reviewed-by: Biju Das > --- > v3->v4 > * Dropped cross verification of clock source > * Changed DEF_FIXED_RPCSRC_E3 macro so that SoC specific div can be passed > which would make addition of D3 SoC easier > * Renamed CLK_TYPE_GEN3E3_RPCSRC to CLK_TYPE_GEN3_E3_RPCSRC > * Updated the commit message Reviewed-by: Geert Uytterhoeven i.e. will queue in renesas-clk-for-v5.11. Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds