Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp3918400pxb; Tue, 17 Nov 2020 06:59:27 -0800 (PST) X-Google-Smtp-Source: ABdhPJxo+xVa9ajNhclbXU5lIc5ufoGGhfJCvvYY/+ccyUNY7GchlJVWdNiLjAVR3vVxJlQiSDts X-Received: by 2002:a17:906:580e:: with SMTP id m14mr18898611ejq.237.1605625167667; Tue, 17 Nov 2020 06:59:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605625167; cv=none; d=google.com; s=arc-20160816; b=KUZzReY7pMpZolgSDD4uGxiUoroP8cI+DnZHlZW7mhF5DZcWYWvGbRQ8CUnU23VG0b GZ0zi2ecCnhOKzjK68bRsl8BmvZ/gdqYAUl8T8M6MvyMeI69/bZT2AlET5Pr0mYh4tKU 7ucEEENtb2aFCkNeO9oD+GS/h70huPcA9PSV0J6mwgABwyuG7KylSa066osM26JEzQ56 +lgwVeWFBHFFdCimxcWvkiQaa88XnfowjHXezoygs0v34sSqtAsGTPQCehe/nA0pdAaQ vGTFxAn//N4U9d6U6PZESBBFd213L4eliYTveuAkSydtLd/pi4GK+EbVIvGhmzdO8rXE 7fmg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:message-id:date :subject:cc:to:from; bh=ZTUMvtaqennQ1JdMmdsb/E7562d9dVUi9teJOnYd07c=; b=gQ+Rca9/5mYqmQze3+RPVqo3PQy569bS9k347ZwJ62rW3Smj362y8EDs8V866rHI8R cucNRsOTcIb6zWwge8lpK7SQbdq54/wSUQvZDjAdeBZ1/V3WQcs+GSj1hHuqTK6rkAX7 7C29g9SsMQZfvuZHP5BsohcZyy+2p+mOytmH5ZRW6Pg5yEafLYq5vcV+WWq5MOrrdW4h DTf1G2y9/UZzeSl8jHpZsTuD6toHPcXdiBc+FXJnOhjuaERPDLlaa7GZJXBuJiwU+DEX SfYwEpCXkx8dPIJ7lsKP4U2S+qZm5GoIGYVAgVXChr1YjCXTQuENfbOKYBlFjDcGtfe4 J1gA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=ctuRNIY3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l12si12950586ejx.101.2020.11.17.06.59.05; Tue, 17 Nov 2020 06:59:27 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=ctuRNIY3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730299AbgKQO5h (ORCPT + 99 others); Tue, 17 Nov 2020 09:57:37 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:9228 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725779AbgKQO5g (ORCPT ); Tue, 17 Nov 2020 09:57:36 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Tue, 17 Nov 2020 06:57:46 -0800 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 17 Nov 2020 14:57:34 +0000 Received: from vidyas-desktop.nvidia.com (10.124.1.5) by mail.nvidia.com (172.20.187.10) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Tue, 17 Nov 2020 14:57:32 +0000 From: Vidya Sagar To: , , , CC: , , , , , Subject: [PATCH] PCI/MSI: Set device flag indicating only 32-bit MSI support Date: Tue, 17 Nov 2020 20:27:28 +0530 Message-ID: <20201117145728.4516-1-vidyas@nvidia.com> X-Mailer: git-send-email 2.17.1 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1605625066; bh=ZTUMvtaqennQ1JdMmdsb/E7562d9dVUi9teJOnYd07c=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:X-NVConfidentiality: MIME-Version:Content-Type; b=ctuRNIY359o8unfTMllbc5J+MZOGVs+aYUuOr65JDk/A1YkFhI2XNj5plSaSw9YDs 7KEKrrn7MNcsBkOiMtm0RCDGFAPsDSev8TSWKtpq5WuvWcT+ki2dILqzRt0NPIT7Gd UdOClACtK/qkqKp8wwDkIQ8FD8BW7LBdnM8fF4iSUj/XUbzUwn2qwTO+mWPhuQVVqk YVegRtESl73kBT4GXImeAAeF3t4NyJUO06yLURaQwU9orqJvJe4JteRIA0lJmBvVXS KhD/9CV//VrQTdFZZLh3JgqUo87F+joeNdgFH0x6pllhyMUZmB60cf8Vva9u4p/Pgi pUxcnsMDtHjZA== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org There are devices (Ex:- Marvell SATA controller) that don't support 64-bit MSIs and the same is advertised through their MSI capability register. Set no_64bit_msi flag explicitly for such devices in the MSI setup code so that the msi_verify_entries() API would catch if the MSI arch code tries to use 64-bit MSI. Signed-off-by: Vidya Sagar --- drivers/pci/msi.c | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/pci/msi.c b/drivers/pci/msi.c index d52d118979a6..af49da28854e 100644 --- a/drivers/pci/msi.c +++ b/drivers/pci/msi.c @@ -581,10 +581,12 @@ msi_setup_entry(struct pci_dev *dev, int nvec, struct irq_affinity *affd) entry->msi_attrib.multi_cap = (control & PCI_MSI_FLAGS_QMASK) >> 1; entry->msi_attrib.multiple = ilog2(__roundup_pow_of_two(nvec)); - if (control & PCI_MSI_FLAGS_64BIT) + if (control & PCI_MSI_FLAGS_64BIT) { entry->mask_pos = dev->msi_cap + PCI_MSI_MASK_64; - else + } else { entry->mask_pos = dev->msi_cap + PCI_MSI_MASK_32; + dev->no_64bit_msi = 1; + } /* Save the initial mask status */ if (entry->msi_attrib.maskbit) -- 2.17.1