Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   <min.li.xe@renesas.com>
To:     <richardcochran@gmail.com>
CC:     <netdev@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Min Li <min.li.xe@renesas.com>
Subject: [PATCH v2 net-next 0/5] ptp_clockmatrix bug fix and improvement
Date:   Tue, 17 Nov 2020 11:05:57 -0500
Message-ID: <1605629162-31876-1-git-send-email-min.li.xe@renesas.com>
MIME-Version: 1.0
Content-Type: text/plain
Precedence: bulk

From: Min Li <min.li.xe@renesas.com>

This patch series is aiming at submitting the latest bug fixes and code
improvements of PHC driver for Renesas CLOCKMATRIX timing card. The code
has been thouroughly tested in both customer labs and Renesas internal
lab using the latest linuxptp program on Xilinx ZCU102 platform.

Changes since v1:
-Only strcpy 15 characters to leave 1 space for '\0'

Min Li (5):
  ptp: clockmatrix: bug fix for idtcm_strverscmp
  ptp: clockmatrix: reset device and check BOOT_STATUS
  ptp: clockmatrix: remove 5 second delay before entering write phase
    mode
  ptp: clockmatrix: Fix non-zero phase_adj is lost after snap
  ptp: clockmatrix: deprecate firmware older than 4.8.7

 drivers/ptp/idt8a340_reg.h    |   1 +
 drivers/ptp/ptp_clockmatrix.c | 477 ++++++++++++++++++++++++++++++++----------
 drivers/ptp/ptp_clockmatrix.h |  24 ++-
 3 files changed, 384 insertions(+), 118 deletions(-)

-- 
2.7.4