Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp221565pxb; Wed, 18 Nov 2020 02:50:40 -0800 (PST) X-Google-Smtp-Source: ABdhPJwnMQN51td7IM7VYPBTbBS3sDomi8a+jt34cTjnbdcSeOs8ZyQSeWOcaQXN2V3COo4gqWJ7 X-Received: by 2002:a17:906:604e:: with SMTP id p14mr24598762ejj.515.1605696640271; Wed, 18 Nov 2020 02:50:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605696640; cv=none; d=google.com; s=arc-20160816; b=SCf4P/CDKwiF5LYI7CjLGqTZhWA8n7zUazwtjbvkq5lttHQ1gFjm3VAxxAlIpNWN0h uzHmM0rpCvHu1jzKQb4nGd7+pS6YfWUxTTCd+AMu0LAzk/GlRz/hP8gpnPNpqMsH5dD4 nCG4fVnN3GpYb8OoCaXPdiaNumXmYr86EBE4pab9MhJS9cjQVXAUUEKD8v+PNpydGFb0 xiYvlD7wKA3zO++GjdpylN7CTQm2jlb8ZbF0nCc4WWaBzjhE9V9GByDiIg9ggshjLTq8 8piPdYcdPzDstCXW2HpsDT5XMXqBog3tFrV56D9HX5REgbNTu5z+6OVucObkOTsLas5E uU1g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=aFH+aQmGE8J0PMoHU/jhTQujBItrJGBYNDirYiNEKnQ=; b=Ygwd7bi89vEooCTNAKCfpMk9fu9g2jwQsg2L/XGxJMUXo0iRO6PoAhegso6mlQ6QbX m0p0Ko/JRqAtYlVAfPzXyyEKXEqj1lU8S8GI/iJHvoYXsRxcYmjxg9HyRhvma8HCMUPN BVlNIGpu7PEdiCydDw98uOKTLzEu+h1S/y+b1QdCCk/WgBjTNIYv4Svm7ckYr14G1lTi uOHGvcjGTZ8E60m8SA6MfiFYmDKpDwLUr6kCQrCFOzswlgqOF7xv2NO1H9YJtg2GtSo9 guv56CqCL2rDHA7SHv82i2fNHdUG/trHet9RJx8RPFYQIE/wGacE187E3327+lpIa0Mc 4oRw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y19si15781884edu.280.2020.11.18.02.50.17; Wed, 18 Nov 2020 02:50:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727680AbgKRKqc (ORCPT + 99 others); Wed, 18 Nov 2020 05:46:32 -0500 Received: from relay8-d.mail.gandi.net ([217.70.183.201]:42085 "EHLO relay8-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727065AbgKRKqc (ORCPT ); Wed, 18 Nov 2020 05:46:32 -0500 X-Originating-IP: 86.194.74.19 Received: from localhost (lfbn-lyo-1-997-19.w86-194.abo.wanadoo.fr [86.194.74.19]) (Authenticated sender: alexandre.belloni@bootlin.com) by relay8-d.mail.gandi.net (Postfix) with ESMTPSA id 490921BF209; Wed, 18 Nov 2020 10:46:28 +0000 (UTC) Date: Wed, 18 Nov 2020 11:46:28 +0100 From: Alexandre Belloni To: Gregory CLEMENT Cc: Thomas Gleixner , Jason Cooper , Marc Zyngier , linux-kernel@vger.kernel.org, Rob Herring , devicetree@vger.kernel.org, Thomas Petazzoni , Lars Povlsen , Steen.Hegelund@microchip.com Subject: Re: [PATCH v3 4/5] irqchip: ocelot: Add support for Serval platforms Message-ID: <20201118104628.GC4556@piout.net> References: <20201116162427.1727851-1-gregory.clement@bootlin.com> <20201116162427.1727851-5-gregory.clement@bootlin.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201116162427.1727851-5-gregory.clement@bootlin.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 16/11/2020 17:24:26+0100, Gregory CLEMENT wrote: > This patch extends irqchip driver for ocelot to be used with an other > vcoreiii base platform: Serval. > > Based on a larger patch from Lars Povlsen > Signed-off-by: Gregory CLEMENT Acked-by: Alexandre Belloni > --- > drivers/irqchip/irq-mscc-ocelot.c | 20 ++++++++++++++++++++ > 1 file changed, 20 insertions(+) > > diff --git a/drivers/irqchip/irq-mscc-ocelot.c b/drivers/irqchip/irq-mscc-ocelot.c > index 9964800c53c2..584af3b0a9e2 100644 > --- a/drivers/irqchip/irq-mscc-ocelot.c > +++ b/drivers/irqchip/irq-mscc-ocelot.c > @@ -44,6 +44,18 @@ static const struct chip_props ocelot_props = { > .n_irq = 24, > }; > > +static const struct chip_props serval_props = { > + .flags = FLAGS_HAS_TRIGGER, > + .reg_off_sticky = 0xc, > + .reg_off_ena = 0x14, > + .reg_off_ena_clr = 0x18, > + .reg_off_ena_set = 0x1c, > + .reg_off_ident = 0x20, > + .reg_off_trigger = 0x4, > + .reg_off_force = 0x8, > + .n_irq = 24, > +}; > + > static const struct chip_props luton_props = { > .flags = FLAGS_NEED_INIT_ENABLE | > FLAGS_FORCE_LUTON_STYLE, > @@ -210,6 +222,14 @@ static int __init ocelot_irq_init(struct device_node *node, > > IRQCHIP_DECLARE(ocelot_icpu, "mscc,ocelot-icpu-intr", ocelot_irq_init); > > +static int __init serval_irq_init(struct device_node *node, > + struct device_node *parent) > +{ > + return vcoreiii_irq_init(node, parent, &serval_props); > +} > + > +IRQCHIP_DECLARE(serval_icpu, "mscc,serval-icpu-intr", serval_irq_init); > + > static int __init luton_irq_init(struct device_node *node, > struct device_node *parent) > { > -- > 2.29.2 > -- Alexandre Belloni, Bootlin Embedded Linux and Kernel engineering https://bootlin.com