Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp228641pxb; Wed, 18 Nov 2020 03:03:42 -0800 (PST) X-Google-Smtp-Source: ABdhPJwfuft2R4oAXIaiGvOd5TQ1VflcMLcLZdzEAjb0wnssRDPz8A47Ax87mU+p/T98dboRFaWf X-Received: by 2002:a17:906:4104:: with SMTP id j4mr24290193ejk.439.1605697421509; Wed, 18 Nov 2020 03:03:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605697421; cv=none; d=google.com; s=arc-20160816; b=0B+8W3Q+BoIJSfkGwlY/c65rbcTHoB5qVlRaFLj6M4/jvmZA2rUuIfVU2bZppHSfLQ lhGZhYFjWECXvnRjarDLn470Q4HaZQoGgBwZH4vJ6OEdwo9tDUkgNUgMY/tMepl16in7 6KjCqQ282C19KaMYgTiXxKnBk/PuB3+3NWceE0TcxVkTGlmn2frVzBRl3X5KOUP8Eir3 nqWyozOrzrcM0FO3fSAxO4rXdK/Aowsda4aZVQMQJqVfp5LPUwA9wg7AO2CzZRCXI4C7 Txe953UOnVukQ/dUMtctvLk3YyJAxmRn21wRxIZ8u11Z710SK0MUFe2krVyvTifKETRS ghpw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=oha2or/kfj9HwTS6cDsaK4XifuZrvMojo85EBWgi1RE=; b=pJ+xUMaji4gVg+Mry0CkXCS77CV7gho2cE9sel3xYHKRh6fDRqNXObunVFGHdw3EV7 DcsBt+F6ui7YylUzmRTRqTy8Y8TVNGjcfNeEAt2qVCl5Q4IZfE+PK8ex5bMbeMuZEGDg FXznCollwI5rTFIndJTrUqwwCTN2ODIXl27j9YCQWBz5cupj05nNXyEL7NarAu9uFTvP yILmsA+n6bOYHhmLPL0c5nOxjg6ZgLWNOPU4vBBfjscMnLVHQJMtMPDN4PvSB+Vvq5Xl jaenh+UIyxz2BBxFpPR/QufD+V40/DDBe36mQP5R6wqtZ96iKVkQTr+qOZosTgGYw8fn wU+g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w10si15369951ejn.255.2020.11.18.03.03.16; Wed, 18 Nov 2020 03:03:41 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727711AbgKRK7s (ORCPT + 99 others); Wed, 18 Nov 2020 05:59:48 -0500 Received: from relay1-d.mail.gandi.net ([217.70.183.193]:6715 "EHLO relay1-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725446AbgKRK7s (ORCPT ); Wed, 18 Nov 2020 05:59:48 -0500 X-Originating-IP: 86.194.74.19 Received: from localhost (lfbn-lyo-1-997-19.w86-194.abo.wanadoo.fr [86.194.74.19]) (Authenticated sender: alexandre.belloni@bootlin.com) by relay1-d.mail.gandi.net (Postfix) with ESMTPSA id 72EBE240010; Wed, 18 Nov 2020 10:59:45 +0000 (UTC) Date: Wed, 18 Nov 2020 11:59:45 +0100 From: Alexandre Belloni To: Gregory CLEMENT Cc: Sebastian Reichel , linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring , devicetree@vger.kernel.org, Thomas Petazzoni , Lars Povlsen , Steen.Hegelund@microchip.com Subject: Re: [PATCH 1/5] dt-bindings: reset: ocelot: Add documentation for 'microchip,reset-switch-core' property Message-ID: <20201118105945.GF4556@piout.net> References: <20201116171159.1735315-1-gregory.clement@bootlin.com> <20201116171159.1735315-2-gregory.clement@bootlin.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20201116171159.1735315-2-gregory.clement@bootlin.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 16/11/2020 18:11:55+0100, Gregory CLEMENT wrote: > From: Lars Povlsen > > This documents the 'microchip,reset-switch-core' property in the > ocelot-reset driver. > > Signed-off-by: Lars Povlsen > --- > .../devicetree/bindings/power/reset/ocelot-reset.txt | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt b/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt > index 4d530d815484..20fff03753ad 100644 > --- a/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt > +++ b/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt > @@ -9,9 +9,15 @@ microchip Sparx5 armv8 SoC's. > Required Properties: > - compatible: "mscc,ocelot-chip-reset" or "microchip,sparx5-chip-reset" > > +Optional properties: > +- microchip,reset-switch-core : Perform a switch core reset at the > + time of driver load. This is may be used to initialize the switch > + core to a known state (before other drivers are loaded). > + If this is to be used by the switchdev driver, then I would simply register this reset as a proper reset controller (with the driver/reset API) and consume that from the switchdev driver. However, the switch may also be configured from userspace in existing products. In this case you'd have to expose a reset interface, either from the drivers/reset core or with a specific consumer. My point is that this property is not necessary. -- Alexandre Belloni, Bootlin Embedded Linux and Kernel engineering https://bootlin.com