Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp235439pxb; Wed, 18 Nov 2020 03:13:51 -0800 (PST) X-Google-Smtp-Source: ABdhPJx77e/6bc8CPAv0kAknl656U+xrehDEo4b+IQxULHhjwosrQmPlso41Ba6UOJMeXIvfOH6h X-Received: by 2002:a17:906:f8cd:: with SMTP id lh13mr18977993ejb.551.1605698031622; Wed, 18 Nov 2020 03:13:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605698031; cv=none; d=google.com; s=arc-20160816; b=a+/vlFXYvcDrEaDolCHmYrCkf0KqJfAV5shk9qbJ1eKeLp0w0wlEwRnD5/aOsGo0pW AG17zfDMdWcKgiyYIJX2f1E6927UNPyqqfP7HKf+8ykTuBC/C4ZhUBVG1rNB8LfMktWo SLwbjjrTUgDLiPKVNBLTsZLZy+J6RM0vYzCJvZ/Wg/MMP0Da02Mb3Y/OYFvM0lX2SEgR IGhQ+IDJK/PW1/glErrPcsAMZsEcFLXQgpHCnWCmiX1caMzhDJrcWl1ukBRZQ4ykIVke VL391L3u8MmYXjnQj9FAgLhOYef9zZ+vKmr6kKzVpf3/PkoHRMFxecbwq2ZWNlJxIcIg XPVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=TM4xeCFqhqNPAzGhqi5+938j8jku7K9Wdryn7CNC1ME=; b=h9VZ/eH1A/KAldjXOkHXLjc1n30L58+V1mH045krQ8cF/BxqZ5JutRw2zU9CR9K4jj 7ZIu3BnoIyDqp8nz/bGLygnBK2ilUKImw81mWofjpyu/BgatiNUuGhUrpLWYTYb9kU/h ueVrhCPPbUjmyhbnrV8RpxJGowmN1fmUymMaUe1wcvy8xSfbShukG22D0lXz2mNBbgu0 RZCqOh6zaiamkgHpRWtB1iALzm3p4ZqvbCPm72JC96nPubK/HCxNLD19ibueh/HU9o1t bUy+hM3jMN8o8MlqsWHs4pDkc+HOIUhisyJ2+0olWroFanthHtXMd2WudgdcgFerfdoT dj0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TGKY7RuG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j5si15094837ejy.327.2020.11.18.03.13.29; Wed, 18 Nov 2020 03:13:51 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TGKY7RuG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726681AbgKRLKr (ORCPT + 99 others); Wed, 18 Nov 2020 06:10:47 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36548 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725970AbgKRLKr (ORCPT ); Wed, 18 Nov 2020 06:10:47 -0500 Received: from mail-wr1-x441.google.com (mail-wr1-x441.google.com [IPv6:2a00:1450:4864:20::441]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2BB0CC0613D4 for ; Wed, 18 Nov 2020 03:10:47 -0800 (PST) Received: by mail-wr1-x441.google.com with SMTP id 23so1754954wrc.8 for ; Wed, 18 Nov 2020 03:10:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=TM4xeCFqhqNPAzGhqi5+938j8jku7K9Wdryn7CNC1ME=; b=TGKY7RuGO77gVB241XAL+NVsGYh6cpT3uiYRDighw58NflqbuQwh4EgaEI1KNxQw4u AVZDvR2dW4sSylM2M3u6W8H6J9UUYMSOLQDgh6KDFVC6WMK3Ca2u10xzRHcX5uJcuLoK 3UW/d1KZDCiXpUiBeIBvYHc2ytxZz36QrLFVTj8scTWc6QTc1mHzudSjX5eZBUFh0WRd sh43ebAsXf4lHZKAvX5hUPqPxkOzQHRdtJZ9oZl0Ih/RgtR7Q7ItPfnt2NevujJLlheD HaqWSPHZZ05bI/Ikq49gWx7R9daA/ZPBc4FxhZM1a3m6DfSFcRhCCjvYx4dvHRHSdAfm grEg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=TM4xeCFqhqNPAzGhqi5+938j8jku7K9Wdryn7CNC1ME=; b=QqVlq0l8BStPHTDVkzCwXufZDu666CBHF57vg+ahYTD1ZlGIMrXu1Y/X154mBK2+0a Ki0gDp0GJzmfp1ccYP+VGosYpaSp9is7Dvvwz3caOGBYxD7QqK7bAafyiGp61IRgycUU 3GNJ4t12Wzh0X5X20jPY9XOpeR7vw7QULHvijoMj4cAkhMmNBa+mom3FFqS6QYGHIojg b0iV33RLdaIe61u9UGq+vIQ4kiz0zuuPZ/veakFRQFH43sPf1MIzXi7i0Ua4gvzTyqz6 tZO9Jr4dwbiZUM2+HWcrA5REIzlc3DWHYuP0OY+ruunVfmvYv20MXqnglCBYWvybwvBP uJ5Q== X-Gm-Message-State: AOAM5331E5GQOhX4iXSU7g5CBuBbupV/H55jKRdTwr7KYsqqtJC8ogSL nbuyBGagE569kfAqEcpGne+2Ig== X-Received: by 2002:a5d:4802:: with SMTP id l2mr4149899wrq.424.1605697845849; Wed, 18 Nov 2020 03:10:45 -0800 (PST) Received: from localhost.localdomain ([212.45.67.2]) by smtp.googlemail.com with ESMTPSA id y203sm3649174wmg.9.2020.11.18.03.10.44 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 18 Nov 2020 03:10:45 -0800 (PST) From: Georgi Djakov To: mdtipton@codeaurora.org, bjorn.andersson@linaro.org, linux-pm@vger.kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, georgi.djakov@linaro.org Subject: [PATCH v2] interconnect: qcom: qcs404: Remove GPU and display RPM IDs Date: Wed, 18 Nov 2020 13:10:44 +0200 Message-Id: <20201118111044.26056-1-georgi.djakov@linaro.org> X-Mailer: git-send-email 2.29.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following errors are noticed during boot on a QCS404 board: [ 2.926647] qcom_icc_rpm_smd_send mas 6 error -6 [ 2.934573] qcom_icc_rpm_smd_send mas 8 error -6 These errors show when we try to configure the GPU and display nodes. Since these particular nodes aren't supported on RPM and are purely local, we should just change their mas_rpm_id to -1 to avoid any requests being sent for these master IDs. Signed-off-by: Georgi Djakov --- v2: * Keep the nodes and just set the IDs to -1, as suggested by Mike. v1: http://lore.kernel.org/r/20201111100734.307-1-georgi.djakov@linaro.org drivers/interconnect/qcom/qcs404.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/interconnect/qcom/qcs404.c b/drivers/interconnect/qcom/qcs404.c index d4769a5ea182..9820709b43db 100644 --- a/drivers/interconnect/qcom/qcs404.c +++ b/drivers/interconnect/qcom/qcs404.c @@ -157,8 +157,8 @@ struct qcom_icc_desc { } DEFINE_QNODE(mas_apps_proc, QCS404_MASTER_AMPSS_M0, 8, 0, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); -DEFINE_QNODE(mas_oxili, QCS404_MASTER_GRAPHICS_3D, 8, 6, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); -DEFINE_QNODE(mas_mdp, QCS404_MASTER_MDP_PORT0, 8, 8, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); +DEFINE_QNODE(mas_oxili, QCS404_MASTER_GRAPHICS_3D, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); +DEFINE_QNODE(mas_mdp, QCS404_MASTER_MDP_PORT0, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); DEFINE_QNODE(mas_snoc_bimc_1, QCS404_SNOC_BIMC_1_MAS, 8, 76, -1, QCS404_SLAVE_EBI_CH0); DEFINE_QNODE(mas_tcu_0, QCS404_MASTER_TCU_0, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV); DEFINE_QNODE(mas_spdm, QCS404_MASTER_SPDM, 4, -1, -1, QCS404_PNOC_INT_3);