Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp290865pxb; Thu, 19 Nov 2020 00:58:12 -0800 (PST) X-Google-Smtp-Source: ABdhPJzL9LsqT6W53d7xEcOwJcAIq0gvvxZbojKm9PNMxM2IcwXeiPquJ0JJqLe4K/37P8xfq9DG X-Received: by 2002:aa7:df82:: with SMTP id b2mr28557458edy.251.1605776292179; Thu, 19 Nov 2020 00:58:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605776292; cv=none; d=google.com; s=arc-20160816; b=GH3KwuwQhqq7iQiTeMKiHuWeBQ+LvvQUKTQGEa3C+g8+O20W0+Thjf5o+LuR+Y3T8c 2P34Pm7Uqb4y+uBoM5nYH9I3KK2hirur/woL535ij0iHE7VT6QLUONd91csd8r2Vj9f1 6VnLTsLQ9AARDLv4d2U24OyxYiKp4N94ddcmiPeLhiqsKd4gexLfWSJVzXtSNzBSQHdN LTpW08ePAZxXL8q9c2QKOKmb15HOPzAY9R5whGO0YAN6bbdRdYB5WRflbWc+89Wpu+VA qMX2ff5m6RUuQ10vPG26oCV3mWGRFW/L/GwqiudTI4ucvRYI+FTYHPlgzlwLB1HH3uEx Xzng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from; bh=OOuD/quPSMiiD6H53clL1vvG6YD/MzQg6Vs97UY24/A=; b=xLAIYzg5YZnaEe/7aKKQrSX+KVm2tUfTzrAbbTe2NPaOiBqwwwMO3CiAiEnVMS/CN/ 0GdS/0UtiSC4T5ncK3HNZmuw4/z3l6/OGLGwSlNq5ALbkBrHh1TXDS6Lys34h+FrRdu7 Mi0DnZDD42YTRN29CLfnhmxr1nbpgYq3KtL4UCk4ZEEytcnKB4XKP/FTsRuhYOv3CDRX 6tISUb+LdTc27++CnKIA2zAS7Qja0l9RJE0GEg0StMiKL3qxJF0Yp7h6x1X7hLEu3t0E 2KsITVrTBbPlZz3ikr1JSrk5krVrkKX+fVhbjWYtW8i1SrnGyU91A+FpEX2MUMka+5y5 z1Yw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=AGcCnyxg; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p9si17464036edm.38.2020.11.19.00.57.49; Thu, 19 Nov 2020 00:58:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=AGcCnyxg; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726755AbgKSIya (ORCPT + 99 others); Thu, 19 Nov 2020 03:54:30 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:16335 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726667AbgKSIy3 (ORCPT ); Thu, 19 Nov 2020 03:54:29 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Thu, 19 Nov 2020 00:54:18 -0800 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 19 Nov 2020 08:54:27 +0000 Received: from jckuo-lt.nvidia.com (10.124.1.5) by mail.nvidia.com (172.20.187.10) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Thu, 19 Nov 2020 08:54:25 +0000 From: JC Kuo To: , , , , CC: , , , , , JC Kuo , Thierry Reding Subject: [PATCH v5 08/16] soc/tegra: pmc: Provide USB sleepwalk register map Date: Thu, 19 Nov 2020 16:53:57 +0800 Message-ID: <20201119085405.556138-9-jckuo@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201119085405.556138-1-jckuo@nvidia.com> References: <20201119085405.556138-1-jckuo@nvidia.com> MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1605776058; bh=OOuD/quPSMiiD6H53clL1vvG6YD/MzQg6Vs97UY24/A=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:MIME-Version:X-NVConfidentiality: Content-Transfer-Encoding:Content-Type; b=AGcCnyxg+dEMg3SxMf3Ye0Uwo+2ltVix8YG1FhpDmR/6gOMEkZf/zzv+LwgoOGAEf YRaZuRdWJLWG8qJS7eqomBv980hdB7sKoOIIJz6uqo6u5zRMbQoCilAxc5fajoa3bq PPHrt+FrfFO6S1CtpV+aD4HOKgYYtCbZ2S80XBi/P++JDduhDh9saxHG4LVKUskF5P nQ4optUp/vNVGx7aAE4b1MNUHOhNUaCGdrCHi1I3vBgcgIAQjZLmKzDjnvmI+Re9nr zCbkuMBaE9PlE067buCWSTSh9Pg2hHOp2te6KXeWZtkMoJyrgwyzrqMyI0ZmdaQAf6 Ob6AHhqSWtx6w== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This commit implements a register map which grants USB (UTMI and HSIC) sleepwalk registers access to USB PHY drivers. The USB sleepwalk logic is in PMC hardware block but USB PHY drivers have the best knowledge of proper programming sequence. Signed-off-by: JC Kuo Acked-by: Thierry Reding --- v5: no change v4: commit message improvement remove an unnecessary type cast when invokes devm_regmap_init() v3: commit message improvement drop regmap_reg() usage rename 'reg' with 'offset' rename 'val' with 'value' drop '__force' when invokes devm_regmap_init() print error code of devm_regmap_init() move devm_regmap_init() a litter bit earlier explicitly set '.has_usb_sleepwalk=3Dfalse' drivers/soc/tegra/pmc.c | 94 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 94 insertions(+) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index df9a5ca8c99c..a619a23f9592 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -43,6 +43,7 @@ #include #include #include +#include =20 #include #include @@ -102,6 +103,9 @@ =20 #define PMC_PWR_DET_VALUE 0xe4 =20 +#define PMC_USB_DEBOUNCE_DEL 0xec +#define PMC_USB_AO 0xf0 + #define PMC_SCRATCH41 0x140 =20 #define PMC_WAKE2_MASK 0x160 @@ -133,6 +137,13 @@ #define IO_DPD2_STATUS 0x1c4 #define SEL_DPD_TIM 0x1c8 =20 +#define PMC_UTMIP_UHSIC_TRIGGERS 0x1ec +#define PMC_UTMIP_UHSIC_SAVED_STATE 0x1f0 + +#define PMC_UTMIP_TERM_PAD_CFG 0x1f8 +#define PMC_UTMIP_UHSIC_SLEEP_CFG 0x1fc +#define PMC_UTMIP_UHSIC_FAKE 0x218 + #define PMC_SCRATCH54 0x258 #define PMC_SCRATCH54_DATA_SHIFT 8 #define PMC_SCRATCH54_ADDR_SHIFT 0 @@ -145,8 +156,18 @@ #define PMC_SCRATCH55_CHECKSUM_SHIFT 16 #define PMC_SCRATCH55_I2CSLV1_SHIFT 0 =20 +#define PMC_UTMIP_UHSIC_LINE_WAKEUP 0x26c + +#define PMC_UTMIP_BIAS_MASTER_CNTRL 0x270 +#define PMC_UTMIP_MASTER_CONFIG 0x274 +#define PMC_UTMIP_UHSIC2_TRIGGERS 0x27c +#define PMC_UTMIP_MASTER2_CONFIG 0x29c + #define GPU_RG_CNTRL 0x2d4 =20 +#define PMC_UTMIP_PAD_CFG0 0x4c0 +#define PMC_UTMIP_UHSIC_SLEEP_CFG1 0x4d0 +#define PMC_UTMIP_SLEEPWALK_P3 0x4e0 /* Tegra186 and later */ #define WAKE_AOWAKE_CNTRL(x) (0x000 + ((x) << 2)) #define WAKE_AOWAKE_CNTRL_LEVEL (1 << 3) @@ -334,6 +355,7 @@ struct tegra_pmc_soc { const struct pmc_clk_init_data *pmc_clks_data; unsigned int num_pmc_clks; bool has_blink_output; + bool has_usb_sleepwalk; }; =20 /** @@ -2443,6 +2465,67 @@ static void tegra_pmc_clock_register(struct tegra_pm= c *pmc, err); } =20 +static const struct regmap_range pmc_usb_sleepwalk_ranges[] =3D { + regmap_reg_range(PMC_USB_DEBOUNCE_DEL, PMC_USB_AO), + regmap_reg_range(PMC_UTMIP_UHSIC_TRIGGERS, PMC_UTMIP_UHSIC_SAVED_STATE), + regmap_reg_range(PMC_UTMIP_TERM_PAD_CFG, PMC_UTMIP_UHSIC_FAKE), + regmap_reg_range(PMC_UTMIP_UHSIC_LINE_WAKEUP, PMC_UTMIP_UHSIC_LINE_WAKEUP= ), + regmap_reg_range(PMC_UTMIP_BIAS_MASTER_CNTRL, PMC_UTMIP_MASTER_CONFIG), + regmap_reg_range(PMC_UTMIP_UHSIC2_TRIGGERS, PMC_UTMIP_MASTER2_CONFIG), + regmap_reg_range(PMC_UTMIP_PAD_CFG0, PMC_UTMIP_UHSIC_SLEEP_CFG1), + regmap_reg_range(PMC_UTMIP_SLEEPWALK_P3, PMC_UTMIP_SLEEPWALK_P3), +}; + +static const struct regmap_access_table pmc_usb_sleepwalk_table =3D { + .yes_ranges =3D pmc_usb_sleepwalk_ranges, + .n_yes_ranges =3D ARRAY_SIZE(pmc_usb_sleepwalk_ranges), +}; + +static int tegra_pmc_regmap_readl(void *context, unsigned int offset, unsi= gned int *value) +{ + struct tegra_pmc *pmc =3D context; + + *value =3D tegra_pmc_readl(pmc, offset); + return 0; +} + +static int tegra_pmc_regmap_writel(void *context, unsigned int offset, uns= igned int value) +{ + struct tegra_pmc *pmc =3D context; + + tegra_pmc_writel(pmc, value, offset); + return 0; +} + +static const struct regmap_config usb_sleepwalk_regmap_config =3D { + .name =3D "usb_sleepwalk", + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, + .fast_io =3D true, + .rd_table =3D &pmc_usb_sleepwalk_table, + .wr_table =3D &pmc_usb_sleepwalk_table, + .reg_read =3D tegra_pmc_regmap_readl, + .reg_write =3D tegra_pmc_regmap_writel, +}; + +static int tegra_pmc_regmap_init(struct tegra_pmc *pmc) +{ + struct regmap *regmap; + int err; + + if (pmc->soc->has_usb_sleepwalk) { + regmap =3D devm_regmap_init(pmc->dev, NULL, pmc, &usb_sleepwalk_regmap_c= onfig); + if (IS_ERR(regmap)) { + err =3D PTR_ERR(regmap); + dev_err(pmc->dev, "failed to allocate register map (%d)\n", err); + return err; + } + } + + return 0; +} + static int tegra_pmc_probe(struct platform_device *pdev) { void __iomem *base; @@ -2548,6 +2631,10 @@ static int tegra_pmc_probe(struct platform_device *p= dev) if (err) goto cleanup_restart_handler; =20 + err =3D tegra_pmc_regmap_init(pmc); + if (err < 0) + goto cleanup_restart_handler; + err =3D tegra_powergate_init(pmc, pdev->dev.of_node); if (err < 0) goto cleanup_powergates; @@ -2706,6 +2793,7 @@ static const struct tegra_pmc_soc tegra20_pmc_soc =3D= { .pmc_clks_data =3D NULL, .num_pmc_clks =3D 0, .has_blink_output =3D true, + .has_usb_sleepwalk =3D false, }; =20 static const char * const tegra30_powergates[] =3D { @@ -2764,6 +2852,7 @@ static const struct tegra_pmc_soc tegra30_pmc_soc =3D= { .pmc_clks_data =3D tegra_pmc_clks_data, .num_pmc_clks =3D ARRAY_SIZE(tegra_pmc_clks_data), .has_blink_output =3D true, + .has_usb_sleepwalk =3D false, }; =20 static const char * const tegra114_powergates[] =3D { @@ -2818,6 +2907,7 @@ static const struct tegra_pmc_soc tegra114_pmc_soc = =3D { .pmc_clks_data =3D tegra_pmc_clks_data, .num_pmc_clks =3D ARRAY_SIZE(tegra_pmc_clks_data), .has_blink_output =3D true, + .has_usb_sleepwalk =3D false, }; =20 static const char * const tegra124_powergates[] =3D { @@ -2932,6 +3022,7 @@ static const struct tegra_pmc_soc tegra124_pmc_soc = =3D { .pmc_clks_data =3D tegra_pmc_clks_data, .num_pmc_clks =3D ARRAY_SIZE(tegra_pmc_clks_data), .has_blink_output =3D true, + .has_usb_sleepwalk =3D true, }; =20 static const char * const tegra210_powergates[] =3D { @@ -3059,6 +3150,7 @@ static const struct tegra_pmc_soc tegra210_pmc_soc = =3D { .pmc_clks_data =3D tegra_pmc_clks_data, .num_pmc_clks =3D ARRAY_SIZE(tegra_pmc_clks_data), .has_blink_output =3D true, + .has_usb_sleepwalk =3D true, }; =20 #define TEGRA186_IO_PAD_TABLE(_pad) = \ @@ -3214,6 +3306,7 @@ static const struct tegra_pmc_soc tegra186_pmc_soc = =3D { .pmc_clks_data =3D NULL, .num_pmc_clks =3D 0, .has_blink_output =3D false, + .has_usb_sleepwalk =3D false, }; =20 #define TEGRA194_IO_PAD_TABLE(_pad) = \ @@ -3347,6 +3440,7 @@ static const struct tegra_pmc_soc tegra194_pmc_soc = =3D { .pmc_clks_data =3D NULL, .num_pmc_clks =3D 0, .has_blink_output =3D false, + .has_usb_sleepwalk =3D false, }; =20 static const struct tegra_pmc_regs tegra234_pmc_regs =3D { --=20 2.25.1