Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp590323pxb; Thu, 19 Nov 2020 08:49:30 -0800 (PST) X-Google-Smtp-Source: ABdhPJx5VESkYWktvEv19fUYGlPWY5iKs5nQHhX0m6OZeT1o1viatOZyIevk8O3XSYMZtxz/mAMC X-Received: by 2002:a17:906:52d5:: with SMTP id w21mr27930471ejn.464.1605804570704; Thu, 19 Nov 2020 08:49:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605804570; cv=none; d=google.com; s=arc-20160816; b=XsVwlGPgJ6Im4Wkq7OFD5ynNUJqo0lOCRmAqEMBO6oiPQ8Mp7QjM5cxO43SlEGAMAF SeS3kOVlYTK8SeCvPK2vwz1zmg1Fo9qLr4Saz6PmqFlAmQxOQRXmmQU+eCIUe3FIGeGR l4QPw9QviRmStaUajFtpS9VjunkITy5A067ChD3i7qpwGjNWOPpwTLKzbAbaGXzLdOtf rIAgcLs/50O+U6jY8Zpk0EXJeBB4RABr/NDD6EKVZBaTQp0IeQiCK9kQpMVzWeGwrZAu xjx/0JaUBFyT1vztwRusvdReTWOvy4h+ab7EOjTqFuM2X0Yn07RNKNENuhDAyWw/rf8J N5Ow== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=Omc8yNM7n6kbn9Kz2IfD0ty0RP48vlQ3yTkN4pL7W3w=; b=uPY7VR+phnecYv9D4HqETJQqEtxgYYzXLbxF3oPnrno1r6PX1XKAH8Xsd/M1MyOo53 A1OhgBM+xBJVFCHCmK0psU7Hp5laj4kB4CqPd0AJvPydb8+bTpZsOHqSts5iavPQOo50 4AZvMJgbhHD/2V+wXhvCE+VLhkR/uyR/Cis9jaRelENOOLrn4TK3WlTrFm6Qdv4IrG77 525LjMQAX07ZccI9JiOiex1iNf435XJhJrw13R/tMhFJBh9KFDCjFeDwUzWCDPex+AGE Yrr8DMeNpvqxwLn6CSszhHFjbykR1A+WRywoUvXCFPQO+v28Rjw+b6RpjslyVc3pMzRB IUFA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 22si128911ejd.709.2020.11.19.08.49.07; Thu, 19 Nov 2020 08:49:30 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729334AbgKSQqt (ORCPT + 99 others); Thu, 19 Nov 2020 11:46:49 -0500 Received: from foss.arm.com ([217.140.110.172]:34688 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729280AbgKSQqr (ORCPT ); Thu, 19 Nov 2020 11:46:47 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id EA0111478; Thu, 19 Nov 2020 08:46:36 -0800 (PST) Received: from ewhatever.cambridge.arm.com (ewhatever.cambridge.arm.com [10.1.197.1]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 5DE8A3F718; Thu, 19 Nov 2020 08:46:35 -0800 (PST) From: Suzuki K Poulose To: linux-arm-kernel@lists.infradead.org Cc: mathieu.poirier@linaro.org, mike.leach@linaro.org, linux-kernel@vger.kernel.org, anshuman.khandual@arm.com, jonathan.zhouwen@huawei.com, coresight@lists.linaro.org, Catalin Marinas , Will Deacon , Suzuki K Poulose Subject: [PATCH v4 24/25] arm64: Add TRFCR_ELx definitions Date: Thu, 19 Nov 2020 16:45:46 +0000 Message-Id: <20201119164547.2982871-25-suzuki.poulose@arm.com> X-Mailer: git-send-email 2.24.1 In-Reply-To: <20201119164547.2982871-1-suzuki.poulose@arm.com> References: <20201119164547.2982871-1-suzuki.poulose@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Jonathan Zhou Add definitions for the Arm v8.4 SelfHosted trace extensions registers. Cc: Catalin Marinas Cc: Will Deacon Signed-off-by: Jonathan Zhou [ split the register definitions to separate patch rename some of the symbols ] Signed-off-by: Suzuki K Poulose --- arch/arm64/include/asm/sysreg.h | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/arch/arm64/include/asm/sysreg.h b/arch/arm64/include/asm/sysreg.h index d52c1b3ce589..8bfca08ea839 100644 --- a/arch/arm64/include/asm/sysreg.h +++ b/arch/arm64/include/asm/sysreg.h @@ -187,6 +187,7 @@ #define SYS_GCR_EL1 sys_reg(3, 0, 1, 0, 6) #define SYS_ZCR_EL1 sys_reg(3, 0, 1, 2, 0) +#define SYS_TRFCR_EL1 sys_reg(3, 0, 1, 2, 1) #define SYS_TTBR0_EL1 sys_reg(3, 0, 2, 0, 0) #define SYS_TTBR1_EL1 sys_reg(3, 0, 2, 0, 1) @@ -462,6 +463,7 @@ #define SYS_PMCCFILTR_EL0 sys_reg(3, 3, 14, 15, 7) #define SYS_ZCR_EL2 sys_reg(3, 4, 1, 2, 0) +#define SYS_TRFCR_EL2 sys_reg(3, 4, 1, 2, 1) #define SYS_DACR32_EL2 sys_reg(3, 4, 3, 0, 0) #define SYS_SPSR_EL2 sys_reg(3, 4, 4, 0, 0) #define SYS_ELR_EL2 sys_reg(3, 4, 4, 0, 1) @@ -814,6 +816,7 @@ #define ID_AA64MMFR2_CNP_SHIFT 0 /* id_aa64dfr0 */ +#define ID_AA64DFR0_TRACE_FILT_SHIFT 40 #define ID_AA64DFR0_DOUBLELOCK_SHIFT 36 #define ID_AA64DFR0_PMSVER_SHIFT 32 #define ID_AA64DFR0_CTX_CMPS_SHIFT 28 @@ -988,6 +991,14 @@ /* Safe value for MPIDR_EL1: Bit31:RES1, Bit30:U:0, Bit24:MT:0 */ #define SYS_MPIDR_SAFE_VAL (BIT(31)) +#define TRFCR_ELx_TS_SHIFT 5 +#define TRFCR_ELx_TS_VIRTUAL ((0x1) << TRFCR_ELx_TS_SHIFT) +#define TRFCR_ELx_TS_GUEST_PHYSICAL ((0x2) << TRFCR_ELx_TS_SHIFT) +#define TRFCR_ELx_TS_PHYSICAL ((0x3) << TRFCR_ELx_TS_SHIFT) +#define TRFCR_EL2_CX BIT(3) +#define TRFCR_ELx_ExTRE BIT(1) +#define TRFCR_ELx_E0TRE BIT(0) + #ifdef __ASSEMBLY__ .irp num,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30 -- 2.24.1