Received: by 2002:a05:6a10:16a7:0:0:0:0 with SMTP id gp39csp1332990pxb; Fri, 20 Nov 2020 07:07:28 -0800 (PST) X-Google-Smtp-Source: ABdhPJxpCMyEvVSxMAHscFEkSTL4i+VZ2APY8XPqA3eFbGlfW7y6zbjCrD63rMzXKsu58HeFFN2M X-Received: by 2002:a17:906:f286:: with SMTP id gu6mr34421461ejb.182.1605884847878; Fri, 20 Nov 2020 07:07:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605884847; cv=none; d=google.com; s=arc-20160816; b=uEVpkwOUqT9lzQSuj69YimiPovUJ0cJjs+qV7RlUv0FZYHYt5HGDIxjUGFZyUngcsr 439KZRci/a2hzBGoIZykbyeEd1yeJo7duIhkmpQFEU3uN1MB9Qz3ty8cMr5dTtvgxI+K oZTz+x1CXlDIAYzZXDh6GLO8MQIV7XNY3Cm/QTj7uxd0DkXKLBzeNno/pQvQPdFQCSJ2 Sz5/0ncQGnuYd+Pgt1uJ8+WvJtgNR99iolrikk3jzPaaivYZe6yLAtaXmSf56KmjgCpc vxfy8ikW//uhFjEa2zyf8kEgCruuq7qrHXxgKXpdee0ZjufOI+PZ6HboNJVZpBT/463j pgYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=1iZ+W7DQCe9o+mnGwK40d1ggPjKeowkaQExedpZm74A=; b=Ql96DChPTpYUgjGYQlayQvvEEKyTIQ0inwZKw8/LfCiRY9ODtz6LkrgzzAceR1SGDz X6cN3K2YV5n+kVy5znUUUbuZ7wPE2/LVYR33rNzGLMlQKcQGPNkwqV39/m2rRosOTOdW 4Ps7yGTJBg9AkEUi8xrgUx2+MTeZJCN5i7B+pGK4DwLHz0LLRyBgIi+KbapVaQ2/HS+N req2jymKTWx86Y+0bT1maUKSCZBus0g9MJmkFyVmg6NRj31vhBTuGgU2pLej6RySnWWi XRngTJobaJBCIGuncINouuEteD+0l/F+2Ns9/sWtbUgIB40/9J+xyI8S7F2YmypxPAiX OF5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=PSjQrXjv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u22si2180925eda.496.2020.11.20.07.07.02; Fri, 20 Nov 2020 07:07:27 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=PSjQrXjv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728416AbgKTPD6 (ORCPT + 99 others); Fri, 20 Nov 2020 10:03:58 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37506 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728409AbgKTPD5 (ORCPT ); Fri, 20 Nov 2020 10:03:57 -0500 Received: from mail-wr1-x442.google.com (mail-wr1-x442.google.com [IPv6:2a00:1450:4864:20::442]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E7E9FC0613CF for ; Fri, 20 Nov 2020 07:03:55 -0800 (PST) Received: by mail-wr1-x442.google.com with SMTP id c17so10295858wrc.11 for ; Fri, 20 Nov 2020 07:03:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=1iZ+W7DQCe9o+mnGwK40d1ggPjKeowkaQExedpZm74A=; b=PSjQrXjvs6/4henYPLPz2/D+ZO1Gps8HQF1dGJBEw4T2h8NqTpjDdwowRcT/4qa6hi HaTXNzRDdxiQlEqR+1YnGV1rgaUPLJoK9FmsLH7OXuN0qtRKf1zBUouyElencwTajLkD gcXCl1IHTLA75JBJ5kSu3pGQUECgcumAUZ7WS4dhMGFbDT3SwYooLzb59VUZodmw7gmr CcZd/ftgvfQdQ62HtqKBR1pa2TADkb5LrIwHDIF9AxVfOyBk1DSb79KdAIlGhFtlxWVc lDyT2B2D7oJd7sk3hBoYFZzFvE1kAeeZKdYhTqmNyo/05PKBS7+gRSX0EBtQbNCCOqa3 t/Aw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=1iZ+W7DQCe9o+mnGwK40d1ggPjKeowkaQExedpZm74A=; b=pIJRvmg0Y4++qKGz3Pn056Jbv0e9f4FjuDtNG7jH7ZEN3XfJ1j7cekfJwbkLUPRiwI x1VR7s7W/H/qRU5dP3wWCtJzEvHwtE32B2F/9pZootNIhWugb2gt4pGxLE0cQTOaRExE HuRkBSo5PktF10C1Odjdkyg+XyHcTxSSmSliOnf2oLYEWyW/yzjDuJ0GR6lfJXWPq1O+ kihz7zEyZGGgDgDPtK3ncGVwyjvKS4bFRneiREHgYOlbuOT/5kDq8rCbEA1Hp9/qMYVw B6mv7Bk6I634p8G/hQjKG9F06dte9uavfR8WBfxJMPCErI/IAAXXzls+dlcwdxAfB0jW nyCA== X-Gm-Message-State: AOAM533rvT/mi7SaAgYhbh48tI/y1gymYxo6pPzH851j2rij4uwxIIc8 vRyY81chVPPz16pfrED8AH0PrQ== X-Received: by 2002:adf:a1c2:: with SMTP id v2mr17237180wrv.95.1605884633065; Fri, 20 Nov 2020 07:03:53 -0800 (PST) Received: from localhost.localdomain ([2a01:e35:2ec0:82b0:419f:dca4:d17a:66a7]) by smtp.gmail.com with ESMTPSA id h17sm6772175wrp.54.2020.11.20.07.03.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Nov 2020 07:03:52 -0800 (PST) From: Neil Armstrong To: kishon@ti.com, vkoul@kernel.org Cc: linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, repk@triplefau.lt, Neil Armstrong Subject: [PATCH] phy: amlogic: meson-axg-mipi-pcie-analog: replace DSI_LANE definitions with BIT() macro Date: Fri, 20 Nov 2020 16:03:47 +0100 Message-Id: <20201120150347.3914901-1-narmstrong@baylibre.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org For consistency, replace DSI_LANE definitions with BIT() macro and remove the unused DSI_LANE_MASK definition. Suggested-by: Vinod Koul Signed-off-by: Neil Armstrong --- drivers/phy/amlogic/phy-meson-axg-mipi-pcie-analog.c | 11 +++++------ 1 file changed, 5 insertions(+), 6 deletions(-) diff --git a/drivers/phy/amlogic/phy-meson-axg-mipi-pcie-analog.c b/drivers/phy/amlogic/phy-meson-axg-mipi-pcie-analog.c index 6eb21551bdd9..1027ece6ca12 100644 --- a/drivers/phy/amlogic/phy-meson-axg-mipi-pcie-analog.c +++ b/drivers/phy/amlogic/phy-meson-axg-mipi-pcie-analog.c @@ -38,12 +38,11 @@ #define HHI_MIPI_CNTL2_CH_EN GENMASK(15, 11) #define HHI_MIPI_CNTL2_CH0_LP_CTL GENMASK(10, 1) -#define DSI_LANE_0 (1 << 4) -#define DSI_LANE_1 (1 << 3) -#define DSI_LANE_CLK (1 << 2) -#define DSI_LANE_2 (1 << 1) -#define DSI_LANE_3 (1 << 0) -#define DSI_LANE_MASK (0x1F) +#define DSI_LANE_0 BIT(4) +#define DSI_LANE_1 BIT(3) +#define DSI_LANE_CLK BIT(2) +#define DSI_LANE_2 BIT(1) +#define DSI_LANE_3 BIT(0) struct phy_axg_mipi_pcie_analog_priv { struct phy *phy; -- 2.25.1