Received: by 2002:a05:6a10:f347:0:0:0:0 with SMTP id d7csp1127710pxu; Mon, 23 Nov 2020 12:20:23 -0800 (PST) X-Google-Smtp-Source: ABdhPJz0irJJnBAqSuMWqjrK72EqpP4j/l8Ph7eZNRKLhURJzAHQrW4wbkVDN6Vn9MAGtktKu3gp X-Received: by 2002:a05:6402:7ce:: with SMTP id u14mr892206edy.19.1606162823573; Mon, 23 Nov 2020 12:20:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606162823; cv=none; d=google.com; s=arc-20160816; b=amuFpTv9GeVoegr6YBmfCcL3lA8CUvqRakGwxpmLBcwVZXNc+UrTpTTa9DZo45uJh/ dSMxMg8LgNAPyjDRvIukBdCTtgh9hcQzhKvOLrqbc/FSCrrAComkzFg6mOe8sRLoGh8T rnRtGNZKGeTiMQL4DfNRrqqcuQfQNKkzAAVR1IWwkltNv2vwCBDdQcSiZZd/Eu6lQoxh BP5t/2mC3CKks2NyQwnnuEVtHF8COI9DrNrzRYJsu5eP9QqvOzoYHflheB3RjvwXrLMh pl5bX2rjgBsmoSq81MoRGr6tXYfGFXNdMKNDMO9T6pWcI89W6LGxNTLTKzdf194pmg/T PJjA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=zpLEidUhozh9F2rcxc6BWtGsrDvmZrZdbTb8XgzAZWc=; b=GseVbhVVqMC7jrhM0ePv/V8/A1QzH5ekauSDA3SSttPtvlMI2JLfm0gukLMOl3uNVy v6lA7x0cuFPsgepV/tep/LaN6h0itiC8GlPMlet89/ek0tyk6DILn7OVuzdZmd0Hew56 K9k3nTULYldxpbFTvG6X8rZe+cA0tl6FtzDaBeecxl5ROvJAXteWW3l4CXH5xwZ+uMab IvLP8vCgciYbrms3F/V9ra4vuIaHTg88hdevLzDFsBEEHyn7wuFxdH7LYFddCWNKzsfk RHE+qhBO4EcSNkZxPwFQNH2/T+cJsiZlhwZcyH09bhwa5PrnHoKZAc4N2VtvCkQ/nuTL HkNw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=jJu20bAr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v22si7331502edl.293.2020.11.23.12.20.00; Mon, 23 Nov 2020 12:20:23 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=jJu20bAr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732750AbgKWURw (ORCPT + 99 others); Mon, 23 Nov 2020 15:17:52 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:2123 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731063AbgKWURU (ORCPT ); Mon, 23 Nov 2020 15:17:20 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Mon, 23 Nov 2020 12:17:26 -0800 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 23 Nov 2020 20:17:20 +0000 Received: from skomatineni-linux.nvidia.com (172.20.13.39) by mail.nvidia.com (172.20.187.13) with Microsoft SMTP Server id 15.0.1473.3 via Frontend Transport; Mon, 23 Nov 2020 20:17:19 +0000 From: Sowjanya Komatineni To: , , , CC: , , , , Subject: [PATCH v3 2/6] arm64: tegra: Change order of SATA resets for Tegra132 and Tegra210 Date: Mon, 23 Nov 2020 12:17:21 -0800 Message-ID: <1606162645-22326-3-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1606162645-22326-1-git-send-email-skomatineni@nvidia.com> References: <1606162645-22326-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1606162646; bh=zpLEidUhozh9F2rcxc6BWtGsrDvmZrZdbTb8XgzAZWc=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=jJu20bAr9iCxuk5oXpLqsI3uTqMC21ym90OrVf9DOuiOM1fTqhqe/boiOVPf0a8Be xCeKbrGKu7/bJ8Rb5GTxLxGCd4USlXQbRbBsPNxKjV5TG/VejPeMgMqKzr5u6lRUwN M7XeJiKOZ4Z6CulbTjvoc0vA6AplEhcTGrzC8X0sQiy4ql8YY6+HXMPI7xadQfyZO3 rVpqEawrdzvZgfR+GWDZNDjzQ0DeX5hwXpgPF95UgTZS55eF4Yuxqsp/tiI4jC0PpD rI3vrTnBSVt0E+pjjQ5KrjFLaXzG7IPIgzv1V21aQlhDSY6DOE8O/R1qBMkcr8h8Zx RaovJ6A+kSu7w== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra AHCI dt-binding doc is converted from text based to yaml based. dtbs_check valdiation strictly follows reset-names order specified in yaml dt-binding. Tegra124 thru Tegra210 has 3 resets sata, sata-oob and sata-cold. Tegra186 has 2 resets sata and sata-cold. This patch changes order of SATA resets to maintain proper resets order for commonly available resets across Tegra124 thru Tegra186 for dtbs_check to pass. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra132.dtsi | 6 +++--- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 6 +++--- 2 files changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra132.dtsi b/arch/arm64/boot/dts/nvidia/tegra132.dtsi index 0ce958a..9928a87 100644 --- a/arch/arm64/boot/dts/nvidia/tegra132.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra132.dtsi @@ -629,9 +629,9 @@ <&tegra_car TEGRA124_CLK_PLL_E>; clock-names = "sata", "sata-oob", "cml1", "pll_e"; resets = <&tegra_car 124>, - <&tegra_car 123>, - <&tegra_car 129>; - reset-names = "sata", "sata-oob", "sata-cold"; + <&tegra_car 129>, + <&tegra_car 123>; + reset-names = "sata", "sata-cold", "sata-oob"; status = "disabled"; }; diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 6d2a9d2..ffe5da7 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -979,9 +979,9 @@ <&tegra_car TEGRA210_CLK_SATA_OOB>; clock-names = "sata", "sata-oob"; resets = <&tegra_car 124>, - <&tegra_car 123>, - <&tegra_car 129>; - reset-names = "sata", "sata-oob", "sata-cold"; + <&tegra_car 129>, + <&tegra_car 123>; + reset-names = "sata", "sata-cold", "sata-oob"; status = "disabled"; }; -- 2.7.4